ATE352867T1 - Verfahren zur reduzierung von beschädigungen des kanals durch heisse ladungsträger - Google Patents

Verfahren zur reduzierung von beschädigungen des kanals durch heisse ladungsträger

Info

Publication number
ATE352867T1
ATE352867T1 AT99202628T AT99202628T ATE352867T1 AT E352867 T1 ATE352867 T1 AT E352867T1 AT 99202628 T AT99202628 T AT 99202628T AT 99202628 T AT99202628 T AT 99202628T AT E352867 T1 ATE352867 T1 AT E352867T1
Authority
AT
Austria
Prior art keywords
semiconductor device
reducing damage
load carriers
channel caused
hot load
Prior art date
Application number
AT99202628T
Other languages
English (en)
Inventor
David L Larkin
George E Harris
William D Smith
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of ATE352867T1 publication Critical patent/ATE352867T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H10P14/6925—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising hydrogen silsesquioxane, e.g. HSQ
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01338—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326—Deposition processes
    • H10P14/6328—Deposition from the gas or vapour phase
    • H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H10P14/6336—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326—Deposition processes
    • H10P14/6342—Liquid deposition, e.g. spin-coating, sol-gel techniques or spray coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
    • H10P14/6529—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to a gas or vapour
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
    • H10P14/662—Laminate layers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/06—Planarisation of inorganic insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90—Thermal treatments, e.g. annealing or sintering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/94—Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/095—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by irradiating with electromagnetic or particle radiation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/096—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by contacting with gases, liquids or plasmas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
    • H10W20/097—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by thermally treating
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/958—Passivation layer

Landscapes

  • Formation Of Insulating Films (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Junction Field-Effect Transistors (AREA)
AT99202628T 1998-08-13 1999-08-13 Verfahren zur reduzierung von beschädigungen des kanals durch heisse ladungsträger ATE352867T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US9654298P 1998-08-13 1998-08-13

Publications (1)

Publication Number Publication Date
ATE352867T1 true ATE352867T1 (de) 2007-02-15

Family

ID=22257850

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99202628T ATE352867T1 (de) 1998-08-13 1999-08-13 Verfahren zur reduzierung von beschädigungen des kanals durch heisse ladungsträger

Country Status (4)

Country Link
US (2) US6350673B1 (de)
EP (1) EP0980091B1 (de)
AT (1) ATE352867T1 (de)
DE (1) DE69934942T2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350673B1 (en) * 1998-08-13 2002-02-26 Texas Instruments Incorporated Method for decreasing CHC degradation
GB201209695D0 (en) * 2012-05-31 2012-07-18 Dow Corning Silicon wafer coated with passivation layer
GB201209694D0 (en) * 2012-05-31 2012-07-18 Dow Corning Passivation of silicon dielectric interface
FI20125989A7 (fi) * 2012-09-24 2014-03-25 Optitune Oy Menetelmä valosähköisen laitteen valmistamiseksi
EP2750167A1 (de) 2012-12-31 2014-07-02 Imec Verfahren zum Feineinstellen der wirksamen Arbeitsfunktion einer Gatestruktur in einer Halbleitervorrichtung

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4343830A (en) * 1980-11-13 1982-08-10 Motorola, Inc. Method for improving the efficiency of solar cells having imperfections
IT1231887B (it) * 1987-10-09 1992-01-15 Sgs Microelettronica Spa Procedimento per la produzione di circuiti integrati monolitici
US4920044A (en) * 1988-11-08 1990-04-24 The Cleveland Clinic Foundation Intracellular flush solution for preserving organs
EP0469217B1 (de) * 1990-07-31 1996-04-10 International Business Machines Corporation Verfahren zur Herstellung von Bauelementen mit übereinander angeordneten selbstjustierten Feldeffekttransistoren aus Polisilizium und sich daraus ergebende Struktur
US5707746A (en) * 1992-09-25 1998-01-13 Sharp Kabushiki Kaisha Thin film transistor device with advanced characteristics by improved matching between a glass substrate and a silicon nitride layer
JP2601136B2 (ja) * 1993-05-07 1997-04-16 日本電気株式会社 半導体装置の製造方法
JP3326654B2 (ja) * 1994-05-02 2002-09-24 ソニー株式会社 表示用半導体チップの製造方法
JP3059915B2 (ja) * 1994-09-29 2000-07-04 三洋電機株式会社 表示装置および表示装置の製造方法
JP3240858B2 (ja) * 1994-10-19 2001-12-25 ソニー株式会社 カラー表示装置
JP2738315B2 (ja) * 1994-11-22 1998-04-08 日本電気株式会社 薄膜トランジスタおよびその製造方法
US5530293A (en) * 1994-11-28 1996-06-25 International Business Machines Corporation Carbon-free hydrogen silsesquioxane with dielectric constant less than 3.2 annealed in hydrogen for integrated circuits
US5607773A (en) * 1994-12-20 1997-03-04 Texas Instruments Incorporated Method of forming a multilevel dielectric
JP2797994B2 (ja) * 1995-02-17 1998-09-17 ヤマハ株式会社 半導体装置
JP3070450B2 (ja) * 1995-07-14 2000-07-31 ヤマハ株式会社 多層配線形成法
US5866946A (en) * 1996-05-23 1999-02-02 Kabushiki Kaisha Toshiba Semiconductor device having a plug for diffusing hydrogen into a semiconductor substrate
US5686335A (en) * 1996-07-22 1997-11-11 Taiwan Semiconductor Manufacturing Company, Ltd Method of making high-performance and reliable thin film transistor (TFT) using plasma hydrogenation with a metal shield on the TFT channel
DE69620199D1 (de) * 1996-12-16 2002-05-02 St Microelectronics Srl Verfahren zur Herstellung nichtflüchtiger Speicherzellen mit floating Gates
US5866945A (en) * 1997-10-16 1999-02-02 Advanced Micro Devices Borderless vias with HSQ gap filled patterned metal layers
US6350673B1 (en) * 1998-08-13 2002-02-26 Texas Instruments Incorporated Method for decreasing CHC degradation
JP3211888B2 (ja) * 1998-12-07 2001-09-25 日本電気株式会社 半導体集積回路装置の製造方法

Also Published As

Publication number Publication date
DE69934942T2 (de) 2007-10-25
US6350673B1 (en) 2002-02-26
US20020030247A1 (en) 2002-03-14
EP0980091A2 (de) 2000-02-16
DE69934942D1 (de) 2007-03-15
EP0980091A3 (de) 2000-12-20
EP0980091B1 (de) 2007-01-24

Similar Documents

Publication Publication Date Title
ATE535943T1 (de) Dotierpasten zur erzeugung von p, p+ und n, n+ bereichen in halbleitern
DE69534888D1 (de) Herstellungsverfahren für Halbleiterbauelement mit Graben
ATE448567T1 (de) Mosfet-transistor und verfahren zu deren herstellung
MY134849A (en) Laser annealing method and semiconductor device fabricating method
DE69403251D1 (de) Halbleiterbauelement mit semi-isolierender Schicht für hohe Durchbruchspannungen
DE60122145D1 (de) Verfahren zur herstellung einer elektronischen komponente mit selbstjustierten source, drain und gate in damaszen-technologie
ATE122176T1 (de) Verfahren zur herstellung einer halbleiteranordnung mit gatestruktur.
DE69124012D1 (de) Verfahren zur Herstellung einer Dünnfilm-Halbleitervorrichtung
DE69831730D1 (de) Verfahren zum Kühlen von Brammen mit Wasser
KR960009213A (ko) 개량된 바이폴라 트랜지스터 및 그 제조 방법
ATE352867T1 (de) Verfahren zur reduzierung von beschädigungen des kanals durch heisse ladungsträger
KR960012348A (ko) 반도체 결정표면 상의 오염을 제거하기 위한 방법
DE69428113D1 (de) Verfahren zum planarisieren von submikrondurchgängen und herstellung integrierter halbleiterschaltungen
DE59805067D1 (de) Verfahren zum Ätzen von Halbleiterscheiben
DE59901657D1 (de) Kontaktiervorrichtung, insbesondere zum ankontaktieren von elektrischen bauelementen und schaltungsträgern, sowie verfahren zu deren herstellung
EP0710988A3 (de) Verfahren zum Herstellen von durch Feldeffekt steuerbaren Halbleiterbauelementen
EP0968081A4 (de) Planarisierungsprozess für verbundene halbleitersubstrate
DE59912665D1 (de) Verfahren zur Herstellung von Leistungshalbleiterbauelementen
SE8306071D0 (sv) Sett att bilda kiseldioxid
DE60211852D1 (de) Verfahren und schaltung zum bilden einer atm-zelle
DE69727918D1 (de) Verfahren und entsprechende Schaltung zum Verhindern des Einschaltens eines parasitären Transistors in einer Ausgangsstufe einer elektronischen Schaltung
GB9930823D0 (en) Redundancy circuit and repair method for semiconductor memory device by utilizing ferroelectric memory
ATE157212T1 (de) Kühlvorrichtung für elektrische bzw. elektronische bauelemente sowie verfahren zu deren herstellung
DE69637697D1 (de) Verfahren zur Herstellung einer MOSFET-Halbleiteranordnung mit vermindertem Gateoxidfeld im Aus-Zustand
DE69903852D1 (de) Verfahren zum vergleich von aus bildpunkten bestehenden gespeicherten bildern, die äquipotentielen mindestens einer integrierten schaltung darstellen

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties