ATE350752T1 - Verfahren und vorrichtung zur vermeidung von speicherzugriffskonflikten - Google Patents

Verfahren und vorrichtung zur vermeidung von speicherzugriffskonflikten

Info

Publication number
ATE350752T1
ATE350752T1 AT02368107T AT02368107T ATE350752T1 AT E350752 T1 ATE350752 T1 AT E350752T1 AT 02368107 T AT02368107 T AT 02368107T AT 02368107 T AT02368107 T AT 02368107T AT E350752 T1 ATE350752 T1 AT E350752T1
Authority
AT
Austria
Prior art keywords
read
access
asynchronous
memory access
access conflicts
Prior art date
Application number
AT02368107T
Other languages
English (en)
Inventor
Markus Engelhardt
Original Assignee
Dialog Semiconductor Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dialog Semiconductor Gmbh filed Critical Dialog Semiconductor Gmbh
Application granted granted Critical
Publication of ATE350752T1 publication Critical patent/ATE350752T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Dram (AREA)
  • Storage Device Security (AREA)
  • Memory System (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
AT02368107T 2002-10-02 2002-10-02 Verfahren und vorrichtung zur vermeidung von speicherzugriffskonflikten ATE350752T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02368107A EP1406265B1 (de) 2002-10-02 2002-10-02 Verfahren und Vorrichtung zur Vermeidung von Speicherzugriffskonflikten

Publications (1)

Publication Number Publication Date
ATE350752T1 true ATE350752T1 (de) 2007-01-15

Family

ID=31985161

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02368107T ATE350752T1 (de) 2002-10-02 2002-10-02 Verfahren und vorrichtung zur vermeidung von speicherzugriffskonflikten

Country Status (6)

Country Link
US (1) US6915400B2 (de)
EP (1) EP1406265B1 (de)
JP (1) JP2004171522A (de)
KR (1) KR101013425B1 (de)
AT (1) ATE350752T1 (de)
DE (1) DE60217346T2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW548923B (en) * 2001-06-12 2003-08-21 Realtek Semiconductor Corp Data register in communication system and method thereof
JP4052192B2 (ja) * 2003-03-14 2008-02-27 セイコーエプソン株式会社 半導体集積回路
US7363436B1 (en) * 2004-02-26 2008-04-22 Integrated Device Technology, Inc. Collision detection in a multi-port memory system
US7916574B1 (en) * 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
JP2006163124A (ja) * 2004-12-09 2006-06-22 Seiko Epson Corp 半導体集積回路
US7206251B1 (en) * 2005-03-08 2007-04-17 Altera Corporation Dual port PLD embedded memory block to support read-before-write in one clock cycle
KR100725100B1 (ko) * 2005-12-22 2007-06-04 삼성전자주식회사 포트간 데이터 전송기능을 갖는 멀티패쓰 억세스블 반도체메모리 장치
KR100780945B1 (ko) * 2006-02-15 2007-12-03 삼성전자주식회사 디스플레이 패널 구동 장치
US8055865B2 (en) * 2007-08-06 2011-11-08 International Business Machines Corporation Managing write requests to data sets in a primary volume subject to being copied to a secondary volume
US20090063786A1 (en) * 2007-08-29 2009-03-05 Hakjune Oh Daisy-chain memory configuration and usage
KR100897173B1 (ko) 2007-12-06 2009-05-14 삼성모바일디스플레이주식회사 유기전계발광 표시장치
US8995210B1 (en) 2013-11-26 2015-03-31 International Business Machines Corporation Write and read collision avoidance in single port memory devices
US9396116B2 (en) 2013-11-26 2016-07-19 Globalfoundries Inc. Write and read collision avoidance in single port memory devices
US9684622B2 (en) * 2014-06-09 2017-06-20 Micron Technology, Inc. Method and apparatus for controlling access to a common bus by multiple components

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5001671A (en) * 1989-06-27 1991-03-19 Vitelic Corporation Controller for dual ported memory
JPH06161870A (ja) * 1992-11-26 1994-06-10 Nec Corp デュアルポートｒａｍ回路
US5974482A (en) 1996-09-20 1999-10-26 Honeywell Inc. Single port first-in-first-out (FIFO) device having overwrite protection and diagnostic capabilities
US5761147A (en) 1997-02-21 1998-06-02 International Business Machines Corporation Virtual two-port memory structure with fast write-thru operation
US5781480A (en) * 1997-07-29 1998-07-14 Motorola, Inc. Pipelined dual port integrated circuit memory
US6049487A (en) * 1998-03-16 2000-04-11 Actel Corporation Embedded static random access memory for field programmable gate array
JP3223964B2 (ja) * 1998-04-03 2001-10-29 日本電気株式会社 半導体記憶装置
KR20010028881A (ko) * 1999-09-27 2001-04-06 서평원 싱글포트램의 프로세서간 공유장치
US6144604A (en) * 1999-11-12 2000-11-07 Haller; Haggai Haim Simultaneous addressing using single-port RAMs
US6314047B1 (en) 1999-12-30 2001-11-06 Texas Instruments Incorporated Low cost alternative to large dual port RAM
US6259648B1 (en) * 2000-03-21 2001-07-10 Systran Corporation Methods and apparatus for implementing pseudo dual port memory
US6459650B1 (en) * 2001-05-15 2002-10-01 Jmos Technology, Inc. Method and apparatus for asynchronously controlling a DRAM array in a SRAM environment

Also Published As

Publication number Publication date
EP1406265B1 (de) 2007-01-03
KR20040030381A (ko) 2004-04-09
EP1406265A1 (de) 2004-04-07
JP2004171522A (ja) 2004-06-17
US6915400B2 (en) 2005-07-05
KR101013425B1 (ko) 2011-02-14
DE60217346T2 (de) 2007-10-04
US20040068633A1 (en) 2004-04-08
DE60217346D1 (de) 2007-02-15

Similar Documents

Publication Publication Date Title
ATE350752T1 (de) Verfahren und vorrichtung zur vermeidung von speicherzugriffskonflikten
DE60139877D1 (de) Teileerkennungsdatenerzeugungsverfahren und vorrichtung, anbringvorrichtung für elektronische teile und aufzeichnungsmedium
MY114637A (en) Method and apparatus for a serial access memory
ATE125058T1 (de) Verfahren und anordnung zur adressierung eines seitenmodus-speichers in einem computersystem.
SE8402598L (sv) Databehandlingssystem
WO2002073619A3 (en) System latency levelization for read data
DE59810887D1 (de) Einrichtung und verfahren zum aufzeichnen eines informationssignales in einem aufzeichnungsträger
EP1089496A4 (de) Datenempfangseinrichtung, verfahren zur wiedergewinnung des quellentakts hierfürund rechnerlesbares aufzeichnungsmedium auf welchem ein programm zur ausführung dieses verfahrens durch einen rechner aufgezeichnet ist
DE60231422D1 (de) Verfahren und Vorrichtung zum Starten von Leseoptimierungen in Speicher-Verbindungen
MD1844B2 (ro) Metodă de testare a funcţionării corecte a memoriei şi metodă de testare a conţinutului memoriei.
ATE554438T1 (de) Vorrichtung und verfahren zur datenbusleistungssteuerung
DE69610438D1 (de) Verfahren und system zur datenübertragung
WO2003090231A3 (en) Method of performing access to a single-port memory device, memory access device, integrated circuit device and method of use of an integrated circuit device
EP1291778A3 (de) Verfahren und Gerät zum Koordinieren von Speicheroperationen zwischen unterschiedlich angeordneten Speicherkomponenten
EP1262988A3 (de) Zugriffsverfahren und -system eines eingebetteten Speichers für anwendungsspezifische Halbleiterschaltungen
EP1271543A3 (de) Vefahren und System zum schnellen Speicherzugriff
KR950012319A (ko) 음성 정보 처리 장치
TW200511027A (en) Information processing apparatus, memory, information processing method, and program
GB2299694B (en) Method and apparatus for reading/writing data from/into semiconductor memory device
TW200504514A (en) Apparatus and method for high speed data transfer
TW355761B (en) A testing apparatus and method for preventing a disk unit from being damaged
JPS57191748A (en) Buffer memory controlling system
JPS573141A (en) Memory device for pipeline operation
DE59912437D1 (de) Verfahren und einrichtung zum lesen von navigationsdaten
KR950006614A (ko) 메모리사용요구에 대한 우선순위 제어방법 및 그 장치

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties