ATE28770T1 - Einfach getaktete verriegelungsschaltung. - Google Patents
Einfach getaktete verriegelungsschaltung.Info
- Publication number
- ATE28770T1 ATE28770T1 AT84113733T AT84113733T ATE28770T1 AT E28770 T1 ATE28770 T1 AT E28770T1 AT 84113733 T AT84113733 T AT 84113733T AT 84113733 T AT84113733 T AT 84113733T AT E28770 T1 ATE28770 T1 AT E28770T1
- Authority
- AT
- Austria
- Prior art keywords
- latch
- latches
- output
- signal
- reset
- Prior art date
Links
- 230000001960 triggered effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Landscapes
- Shift Register Type Memory (AREA)
- Liquid Crystal Display Device Control (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/555,220 US4570082A (en) | 1983-11-25 | 1983-11-25 | Single clocked latch circuit |
| EP84113733A EP0147597B1 (de) | 1983-11-25 | 1984-11-14 | Einfach getaktete Verriegelungsschaltung |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE28770T1 true ATE28770T1 (de) | 1987-08-15 |
Family
ID=24216452
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT84113733T ATE28770T1 (de) | 1983-11-25 | 1984-11-14 | Einfach getaktete verriegelungsschaltung. |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4570082A (de) |
| EP (1) | EP0147597B1 (de) |
| JP (1) | JPS60114022A (de) |
| AT (1) | ATE28770T1 (de) |
| DE (1) | DE3465231D1 (de) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63229691A (ja) * | 1987-03-18 | 1988-09-26 | Nec Ic Microcomput Syst Ltd | メモリ周辺回路 |
| US4870299A (en) * | 1988-03-28 | 1989-09-26 | Chen Ben W | Dynamic switching circuit for multiple asynchronous clock sources |
| US4963772A (en) * | 1989-02-07 | 1990-10-16 | North American Philips Corp., Signetics Div. | Metastable-immune flip-flop arrangement |
| US5072132A (en) * | 1989-06-09 | 1991-12-10 | Digital Equipment Corporation | Vsli latch system and sliver pulse generator with high correlation factor |
| US5229657A (en) * | 1991-05-01 | 1993-07-20 | Vlsi Technology, Inc. | Method and apparatus for controlling simultaneous switching output noise in boundary scan paths |
| US5949266A (en) * | 1997-10-28 | 1999-09-07 | Advanced Micro Devices, Inc. | Enhanced flip-flop for dynamic circuits |
| US6353914B1 (en) * | 1998-04-01 | 2002-03-05 | Texas Instruments Incorporated | Preamp writer fault detection circuit |
| US6820234B2 (en) * | 1998-06-29 | 2004-11-16 | Acuid Limited | Skew calibration means and a method of skew calibration |
| KR101154961B1 (ko) * | 2005-05-04 | 2012-06-18 | 엘지전자 주식회사 | 무선채널의 송신전력 정보 송수신 방법 및 그를 이용한점대다 멀티미디어 서비스 제공 방법 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3413557A (en) * | 1965-07-02 | 1968-11-26 | Ibm | Gated strobing latch for synchronizing data in an asynchronous system |
| GB1184568A (en) * | 1967-05-02 | 1970-03-18 | Mullard Ltd | Improvements in or relating to Bistable Circuits. |
| US3740590A (en) * | 1971-12-17 | 1973-06-19 | Ibm | Latch circuit |
| US3917961A (en) * | 1974-06-03 | 1975-11-04 | Motorola Inc | Current switch emitter follower master-slave flip-flop |
| US4002933A (en) * | 1975-02-18 | 1977-01-11 | Texas Instruments Incorporated | Five gate flip-flop |
| US4045693A (en) * | 1976-07-08 | 1977-08-30 | Gte Automatic Electric Laboratories Incorporated | Negative r-s triggered latch |
| US4072869A (en) * | 1976-12-10 | 1978-02-07 | Ncr Corporation | Hazard-free clocked master/slave flip-flop |
| US4160173A (en) * | 1976-12-14 | 1979-07-03 | Tokyo Shibaura Electric Co., Ltd. | Logic circuit with two pairs of cross-coupled nand/nor gates |
| US4085341A (en) * | 1976-12-20 | 1978-04-18 | Motorola, Inc. | Integrated injection logic circuit having reduced delay |
| JPS5491040A (en) * | 1977-12-28 | 1979-07-19 | Nec Corp | Flip-flop circuit |
| GB2030807B (en) * | 1978-10-02 | 1982-11-10 | Ibm | Latch circuit |
| US4317053A (en) * | 1979-12-05 | 1982-02-23 | Motorola, Inc. | High speed synchronization circuit |
| US4334157A (en) * | 1980-02-22 | 1982-06-08 | Fairchild Camera And Instrument Corp. | Data latch with enable signal gating |
| US4439690A (en) * | 1982-04-26 | 1984-03-27 | International Business Machines Corporation | Three-gate hazard-free polarity hold latch |
-
1983
- 1983-11-25 US US06/555,220 patent/US4570082A/en not_active Expired - Lifetime
-
1984
- 1984-06-15 JP JP59122152A patent/JPS60114022A/ja active Pending
- 1984-11-14 DE DE8484113733T patent/DE3465231D1/de not_active Expired
- 1984-11-14 AT AT84113733T patent/ATE28770T1/de not_active IP Right Cessation
- 1984-11-14 EP EP84113733A patent/EP0147597B1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0147597B1 (de) | 1987-08-05 |
| JPS60114022A (ja) | 1985-06-20 |
| US4570082A (en) | 1986-02-11 |
| EP0147597A1 (de) | 1985-07-10 |
| DE3465231D1 (en) | 1987-09-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1290406C (en) | Finite metastable time synchronizer | |
| KR890005745A (ko) | 내-준안전성 플립-플롭 및 준안정 상태발생 가능성을 감소시키기 위한 방법 | |
| KR900014970A (ko) | 동기 회로 | |
| US5369672A (en) | Interface circuit capable of performing exact data transfer | |
| EP0330971A3 (de) | Flipflop-Schaltung | |
| ATE28770T1 (de) | Einfach getaktete verriegelungsschaltung. | |
| KR840000114A (ko) | 위상 비교기 | |
| JPH02272907A (ja) | 比較回路 | |
| GB1169828A (en) | Pulse Retiming Apparatus | |
| JPS5579524A (en) | Flip-flop circuit | |
| US3935475A (en) | Two-phase MOS synchronizer | |
| KR900004570B1 (en) | Latch circuit with two hold loops | |
| US3385980A (en) | Latching circuit having minimal operational delay | |
| GB959390A (en) | Data latching circuits | |
| GB1355495A (en) | Apparatus for clocking digital data | |
| US3487317A (en) | System for isolating a single pulse from a series of pulses | |
| JPS617718A (ja) | 雑音除去回路 | |
| US3634876A (en) | Signal detecting and latching circuit | |
| SU1195450A2 (ru) | Преобразователь кода | |
| JPS6359212A (ja) | ラツチ回路 | |
| SU1275744A1 (ru) | Преобразователь бипол рного сигнала в однопол рный | |
| SU624357A1 (ru) | Формирователь синхронизированных импульсов | |
| JPS57154960A (en) | Demodulating circuit | |
| SU1674130A1 (ru) | Устройство дл свертки по модулю три | |
| SU1185637A1 (ru) | Устройство дл передачи дискретной информации |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| UEP | Publication of translation of european patent specification | ||
| REN | Ceased due to non-payment of the annual fee |