ATE193606T1 - Rechengerät und verfahren zum verschlüsseln/entschlüsseln von kommunikationsdaten unter verwendung desselben - Google Patents
Rechengerät und verfahren zum verschlüsseln/entschlüsseln von kommunikationsdaten unter verwendung desselbenInfo
- Publication number
- ATE193606T1 ATE193606T1 AT92301856T AT92301856T ATE193606T1 AT E193606 T1 ATE193606 T1 AT E193606T1 AT 92301856 T AT92301856 T AT 92301856T AT 92301856 T AT92301856 T AT 92301856T AT E193606 T1 ATE193606 T1 AT E193606T1
- Authority
- AT
- Austria
- Prior art keywords
- calculation
- residue
- furthermore
- result
- previous
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/722—Modular multiplication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
- G07F7/1016—Devices or methods for securing the PIN and other transaction-data, e.g. by encryption
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/723—Modular exponentiation
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Complex Calculations (AREA)
- Facsimile Transmission Control (AREA)
- Storage Device Security (AREA)
- Image Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP03866491A JP3323516B2 (ja) | 1991-03-05 | 1991-03-05 | 演算装置及びこれを備えた暗号化装置、復号装置 |
JP3040115A JPH04277789A (ja) | 1991-03-06 | 1991-03-06 | 演算装置及びこれを用いた暗号化通信方法 |
JP22598691A JP3406914B2 (ja) | 1991-09-05 | 1991-09-05 | 演算装置及びこれを備えた暗号化装置、復号装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE193606T1 true ATE193606T1 (de) | 2000-06-15 |
Family
ID=27289900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT92301856T ATE193606T1 (de) | 1991-03-05 | 1992-03-04 | Rechengerät und verfahren zum verschlüsseln/entschlüsseln von kommunikationsdaten unter verwendung desselben |
Country Status (4)
Country | Link |
---|---|
US (1) | US5313530A (de) |
EP (1) | EP0502712B1 (de) |
AT (1) | ATE193606T1 (de) |
DE (1) | DE69231110T2 (de) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990024971A (ko) * | 1997-09-09 | 1999-04-06 | 정선종 | 모듈러 승산장치 |
JP3176171B2 (ja) * | 1993-04-21 | 2001-06-11 | キヤノン株式会社 | 誤り訂正方法及びその装置 |
US5377270A (en) * | 1993-06-30 | 1994-12-27 | United Technologies Automotive, Inc. | Cryptographic authentication of transmitted messages using pseudorandom numbers |
US5363448A (en) * | 1993-06-30 | 1994-11-08 | United Technologies Automotive, Inc. | Pseudorandom number generation and cryptographic authentication |
US5680131A (en) * | 1993-10-29 | 1997-10-21 | National Semiconductor Corporation | Security system having randomized synchronization code after power up |
US5398284A (en) * | 1993-11-05 | 1995-03-14 | United Technologies Automotive, Inc. | Cryptographic encoding process |
JP3507119B2 (ja) * | 1994-03-15 | 2004-03-15 | キヤノン株式会社 | 擬似乱数生成装置とそれを用いた通信装置 |
US5504817A (en) * | 1994-05-09 | 1996-04-02 | Yeda Research And Development Co. Ltd. At The Weizmann Institute Of Science | Method and apparatus for memory efficient variants of public key encryption and identification schemes for smart card applications |
DE69534192T2 (de) * | 1994-07-29 | 2006-02-16 | Canon K.K. | Verfahren zur gemeinsamen Nutzung einer geheimen Information, zur Erzeugung einer digitalen Unterschrift und zur Ausführung einer Beglaubigung in einem Kommunikationssystem mit mehreren Informationsverarbeitungseinrichtungen und Kommunikationssystem zur Anwendung dieses Verfahrens |
JP3504050B2 (ja) * | 1996-01-26 | 2004-03-08 | 株式会社東芝 | べき乗剰余演算方法及び装置 |
KR100218683B1 (ko) * | 1996-12-04 | 1999-09-01 | 정선종 | 정보 보호용 모듈러 승산 장치 |
GB9627069D0 (en) * | 1996-12-30 | 1997-02-19 | Certicom Corp | A method and apparatus for finite field multiplication |
GB9707861D0 (en) | 1997-04-18 | 1997-06-04 | Certicom Corp | Arithmetic processor |
US6061706A (en) * | 1997-10-10 | 2000-05-09 | United Microelectronics Corp. | Systolic linear-array modular multiplier with pipeline processing elements |
US6199086B1 (en) * | 1997-12-24 | 2001-03-06 | Motorola, Inc. | Circuit and method for decompressing compressed elliptic curve points |
US6389442B1 (en) | 1997-12-30 | 2002-05-14 | Rsa Security Inc. | Efficient finite field multiplication in normal basis |
KR100486697B1 (ko) * | 1998-05-26 | 2005-06-16 | 삼성전자주식회사 | 모듈러연산장치및그방법 |
KR100377173B1 (ko) * | 2000-05-25 | 2003-03-26 | 주식회사 하이닉스반도체 | 데이터 암호화 표준 알고리즘을 이용한 암호화 장치 |
KR100460764B1 (ko) * | 2000-05-31 | 2004-12-09 | 매그나칩 반도체 유한회사 | 암호화 하드웨어 구현을 위한 파이프라인 모듈러 연산 장치 |
JP2002190945A (ja) * | 2000-10-12 | 2002-07-05 | Canon Inc | 情報処理装置及びその制御方法及び記憶媒体 |
US7017064B2 (en) * | 2001-05-09 | 2006-03-21 | Mosaid Technologies, Inc. | Calculating apparatus having a plurality of stages |
US20030065697A1 (en) * | 2001-08-29 | 2003-04-03 | Shimman Patel | Fast, iterative system and method for evaluating a modulo operation without using division |
US20040039767A1 (en) * | 2002-08-21 | 2004-02-26 | International Business Machines Corporation | Check sum generation for modular reduction |
US7451326B2 (en) * | 2002-08-26 | 2008-11-11 | Mosaid Technologies, Inc. | Method and apparatus for processing arbitrary key bit length encryption operations with similar efficiencies |
US7386705B2 (en) | 2002-08-27 | 2008-06-10 | Mosaid Technologies Inc. | Method for allocating processor resources and system for encrypting data |
US7010561B2 (en) * | 2002-10-09 | 2006-03-07 | William L. Freking | Systolic ring-planarized cylindrical array modular multipler |
JP2004145010A (ja) * | 2002-10-24 | 2004-05-20 | Renesas Technology Corp | 暗号回路 |
US7320101B1 (en) * | 2003-08-19 | 2008-01-15 | Altera Corporation | Fast parallel calculation of cyclic redundancy checks |
US7613991B1 (en) | 2003-08-19 | 2009-11-03 | Altera Corporation | Method and apparatus for concurrent calculation of cyclic redundancy checks |
FR2859585A1 (fr) * | 2003-09-04 | 2005-03-11 | Gemplus Card Int | Reduction modulaire pour un procede cryptographique, et coprocesseur pour la realisation d'une telle reduction modulaire |
US8020006B2 (en) * | 2006-02-10 | 2011-09-13 | Cisco Technology, Inc. | Pipeline for high-throughput encrypt functions |
WO2008027089A2 (en) * | 2006-06-09 | 2008-03-06 | Indiana University Research & Technology Corporation | Security attack countermeasures |
US9417843B2 (en) | 2013-08-20 | 2016-08-16 | Apple Inc. | Extended multiply |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538238A (en) * | 1983-01-18 | 1985-08-27 | Honeywell Information Systems Inc. | Method and apparatus for calculating the residue of a signed binary number |
US4555769A (en) * | 1983-05-25 | 1985-11-26 | International Business Machines Corporation | Circuit apparatus for generating modulus-N residues |
US4747103A (en) * | 1985-03-21 | 1988-05-24 | Canon Kabushiki Kaisha | Signal processing apparatus for correcting decoding errors |
US4709345A (en) * | 1985-04-04 | 1987-11-24 | Harris Corporation | Apparatus for executing Chinese remainder theorem for residue decoding through quotient-remainder conversion |
US4949293A (en) * | 1987-09-25 | 1990-08-14 | Kabushiki Kaisha Toshiba | Method and apparatus for computing residue with respect to arbitrary modulus |
DE3924344A1 (de) * | 1989-07-22 | 1991-02-14 | Vielhaber Michael Johannes Dip | Digitalrechner-betriebsverfahren zur modularen reduktion eines produktes zweier grosser zahlen und entsprechender arithmetikprozessor |
US4996527A (en) * | 1989-09-29 | 1991-02-26 | The Boeing Company | Pipelined residue to mixed base converter and base extension processor |
US5101431A (en) * | 1990-12-14 | 1992-03-31 | Bell Communications Research, Inc. | Systolic array for modular multiplication |
-
1992
- 1992-03-04 EP EP92301856A patent/EP0502712B1/de not_active Expired - Lifetime
- 1992-03-04 US US07/847,672 patent/US5313530A/en not_active Expired - Fee Related
- 1992-03-04 AT AT92301856T patent/ATE193606T1/de not_active IP Right Cessation
- 1992-03-04 DE DE69231110T patent/DE69231110T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0502712B1 (de) | 2000-05-31 |
DE69231110D1 (de) | 2000-07-06 |
US5313530A (en) | 1994-05-17 |
DE69231110T2 (de) | 2000-11-16 |
EP0502712A2 (de) | 1992-09-09 |
EP0502712A3 (de) | 1994-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE193606T1 (de) | Rechengerät und verfahren zum verschlüsseln/entschlüsseln von kommunikationsdaten unter verwendung desselben | |
KR100610367B1 (ko) | 정보 누출 공격을 방지하기 위한 갈로아 필드 상의 곱셈방법 및 장치, 역변환 장치 그리고 aes 바이트 치환연산장치 | |
NO910658D0 (no) | Kryptografisk anordning for blokkvis omkodning basert paa psudotilfeldige ulineaere sekvenser. | |
KR19990040485A (ko) | 모듈러 곱셈 방법 및 장치 | |
CA2150683A1 (en) | A Cryptographic Method | |
AU2003267913A8 (en) | Efficient arithmetic in finite fields of odd characteristic on binary hardware | |
US5121429A (en) | Digital signal processing | |
IL94449A (en) | Method and apparatus for exponentiation over gf(2") | |
KR20000035057A (ko) | 능률적인 블록 암호화 방법 | |
JP2004258141A (ja) | モンゴメリ乗算剰余の多倍長演算のための演算装置 | |
US7113593B2 (en) | Recursive cryptoaccelerator and recursive VHDL design of logic circuits | |
Ibraimov et al. | Hardware implementation of the coding algorithm based on FPGA | |
RU2188513C2 (ru) | Способ криптографического преобразования l-битовых входных блоков цифровых данных в l-битовые выходные блоки | |
KR100250466B1 (ko) | 난수기의 효율적 구현방법 | |
EP1043863B1 (de) | Verfahren zur kryptographischen Umwandlung von L-Bit Eingangsblöcken von digitalen Daten in L-Bit Ausgangsblöcke | |
JPS62226785A (ja) | デイジタル画像デ−タの暗号化方式 | |
JP4472808B2 (ja) | 積和演算装置及びこれを用いた暗号・復号装置 | |
KR100498736B1 (ko) | 블록 암호용 다항식 곱셈장치 및 방법 | |
JP3129525B2 (ja) | 整数上の乗算回路 | |
EP1465058A2 (de) | Verfahren und Vorrichtung zur modularen Multiplikation | |
JPH0778726B2 (ja) | 分割整数剰余計算機 | |
JP3230349B2 (ja) | 10進乗算器 | |
GB2189630A (en) | Multiplier | |
RU2050697C1 (ru) | Устройство шифрования двоичной информации "албер" | |
CN116821932A (zh) | 一种应用于标量乘的素数域模乘方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |