ATE103401T1 - Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu. - Google Patents

Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu.

Info

Publication number
ATE103401T1
ATE103401T1 AT91101275T AT91101275T ATE103401T1 AT E103401 T1 ATE103401 T1 AT E103401T1 AT 91101275 T AT91101275 T AT 91101275T AT 91101275 T AT91101275 T AT 91101275T AT E103401 T1 ATE103401 T1 AT E103401T1
Authority
AT
Austria
Prior art keywords
register
mode
logic
preload
array
Prior art date
Application number
AT91101275T
Other languages
English (en)
Inventor
Michele Young
Kapil Shankar
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE103401T1 publication Critical patent/ATE103401T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
AT91101275T 1986-05-30 1991-01-31 Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu. ATE103401T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/868,970 US4758747A (en) 1986-05-30 1986-05-30 Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor
EP91101275A EP0428504B1 (de) 1986-05-30 1987-05-22 Programmierbare logische Vorrichtung mit Programmierungsprüfungsmitteln und Methode dazu

Publications (1)

Publication Number Publication Date
ATE103401T1 true ATE103401T1 (de) 1994-04-15

Family

ID=25352672

Family Applications (2)

Application Number Title Priority Date Filing Date
AT87304581T ATE104454T1 (de) 1986-05-30 1987-05-22 Programmierbares logisches geraet.
AT91101275T ATE103401T1 (de) 1986-05-30 1991-01-31 Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT87304581T ATE104454T1 (de) 1986-05-30 1987-05-22 Programmierbares logisches geraet.

Country Status (5)

Country Link
US (1) US4758747A (de)
EP (3) EP0428504B1 (de)
JP (2) JP2562602B2 (de)
AT (2) ATE104454T1 (de)
DE (2) DE3789458T2 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5225719A (en) * 1985-03-29 1993-07-06 Advanced Micro Devices, Inc. Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix
US4963768A (en) * 1985-03-29 1990-10-16 Advanced Micro Devices, Inc. Flexible, programmable cell array interconnected by a programmable switch matrix
US5015884A (en) * 1985-03-29 1991-05-14 Advanced Micro Devices, Inc. Multiple array high performance programmable logic device family
US5168177A (en) * 1985-12-06 1992-12-01 Advanced Micro Devices, Inc. Programmable logic device with observability and preloadability for buried state registers
US4857774A (en) * 1986-09-19 1989-08-15 Actel Corporation Testing apparatus and diagnostic method for use with programmable interconnect architecture
DE3871889T2 (de) * 1987-10-02 1992-12-24 Kawasaki Steel Co Programmierbare eingangs-/ausgangsschaltung.
US5056053A (en) * 1988-02-11 1991-10-08 The Mitre Corporation Algebraic transform machine
US4864161A (en) * 1988-05-05 1989-09-05 Altera Corporation Multifunction flip-flop-type circuit
JP2548301B2 (ja) * 1988-05-25 1996-10-30 富士通株式会社 プログラマブル論理回路装置
US4879481A (en) * 1988-09-02 1989-11-07 Cypress Semiconductor Corporation Dual I/O macrocell for high speed synchronous state machine
US5023484A (en) * 1988-09-02 1991-06-11 Cypress Semiconductor Corporation Architecture of high speed synchronous state machine
US4894563A (en) * 1988-10-11 1990-01-16 Atmel Corporation Output macrocell for programmable logic device
US5023590A (en) * 1989-12-06 1991-06-11 Loral Aerospace Corp. 17-bit cascadable comparator using generic array logic
JP2880547B2 (ja) * 1990-01-19 1999-04-12 三菱電機株式会社 半導体記憶装置
US5221865A (en) * 1991-06-21 1993-06-22 Crosspoint Solutions, Inc. Programmable input/output buffer circuit with test capability
US5479649A (en) * 1992-05-01 1995-12-26 Advanced Micro Devices, Inc. Method and apparatus for forming a logical combination of signals from diagnostic nodes in an IC chip for passive observation at a dedicated diagnostic pin
AU2561192A (en) * 1992-08-28 1994-03-29 Prabhakar Goel Multichip ic design using tdm
US6359547B1 (en) 1994-11-15 2002-03-19 William D. Denison Electronic access control device
US5959466A (en) 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US6678287B1 (en) 1999-06-07 2004-01-13 Micron Technology, Inc. Method for multiplexing signals through I/O pins
US6697387B1 (en) * 1999-06-07 2004-02-24 Micron Technology, Inc. Apparatus for multiplexing signals through I/O pins
US6866994B2 (en) * 2001-05-30 2005-03-15 Neomatrix, Llc Noninvasive intraductal fluid diagnostic screen
US7893772B1 (en) 2007-12-03 2011-02-22 Cypress Semiconductor Corporation System and method of loading a programmable counter
US8661394B1 (en) 2008-09-24 2014-02-25 Iowa State University Research Foundation, Inc. Depth-optimal mapping of logic chains in reconfigurable fabrics
US8438522B1 (en) 2008-09-24 2013-05-07 Iowa State University Research Foundation, Inc. Logic element architecture for generic logic chains in programmable devices
CN101840915B (zh) * 2010-05-07 2011-12-21 无锡中星微电子有限公司 一种引脚共享装置及方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4844049A (de) * 1971-10-08 1973-06-25
JPS5354936A (en) * 1976-10-29 1978-05-18 Toshiba Corp Programable logical array
US4124899A (en) * 1977-05-23 1978-11-07 Monolithic Memories, Inc. Programmable array logic circuit
JPS5483341A (en) * 1977-12-15 1979-07-03 Nec Corp Digital integrated circuit
JPS5915217B2 (ja) * 1978-10-25 1984-04-07 富士通株式会社 論理回路
JPS5679530A (en) * 1979-12-03 1981-06-30 Hitachi Ltd Dtl circuit
US4430584A (en) * 1980-05-29 1984-02-07 Texas Instruments Incorporated Modular input/output system
US4475049A (en) * 1981-05-07 1984-10-02 Smith Robert E Redundant serial communication circuit
US4409683A (en) * 1981-11-18 1983-10-11 Burroughs Corporation Programmable multiplexer
US4412342A (en) * 1981-12-18 1983-10-25 Gte Automatic Electric Labs Inc. Clock synchronization system
JPS6095370A (ja) * 1984-08-06 1985-05-28 Nec Corp 集積回路装置
US4593390A (en) * 1984-08-09 1986-06-03 Honeywell, Inc. Pipeline multiplexer
ATE64044T1 (de) * 1984-09-28 1991-06-15 Advanced Micro Devices Inc Logikschaltung mit dynamisch steuerbarem ausgang.
JPS6234830U (de) * 1985-08-19 1987-02-28

Also Published As

Publication number Publication date
JP3002128B2 (ja) 2000-01-24
DE3789458T2 (de) 1994-09-08
EP0247809A3 (en) 1990-05-30
DE3789573D1 (de) 1994-05-19
US4758747A (en) 1988-07-19
ATE104454T1 (de) 1994-04-15
DE3789458D1 (de) 1994-04-28
JPS631215A (ja) 1988-01-06
JP2562602B2 (ja) 1996-12-11
DE3789573T2 (de) 1994-10-06
EP0428504A2 (de) 1991-05-22
EP0247809B1 (de) 1994-04-13
EP0247809A2 (de) 1987-12-02
EP0428504B1 (de) 1994-03-23
EP0428504A3 (de) 1991-06-12
EP0439199A1 (de) 1991-07-31
JPH08251015A (ja) 1996-09-27

Similar Documents

Publication Publication Date Title
ATE103401T1 (de) Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu.
DK25186D0 (da) Kredsloebsarrangement til anvendelse i et integreret kredsloeb
DK600185D0 (da) Integreret kredsloeb
GB9127379D0 (en) An implementation of the ieee 1149.1 boundary-scan architecture
DE68918040T2 (de) Integrierte Halbleiterschaltung mit Ein- und Ausgangsanschlüssen, die einen unabhängigen Verbindungstest erlauben.
EP0391379A3 (de) Schaltung einer programmierbaren logischen Anordnung
JPS648465A (en) Tri-state bus circuit
ES2087086T3 (es) Sistema que comprende un procesador.
DE3650401T2 (de) Programmierbare logische Schaltung mit konfigurierbarer Freigabe des Ausgangs.
JPS5335437A (en) Data processing unit having address converting functions
KR890003010A (ko) 프로그래머블 출력을 갖는 집적회로 칩을 검사하는 방법 및 회로
DE69224334D1 (de) Mikrorechner mit "Boundary-Scan"-Gerät
GB2077009B (en) Microprocessor
JPS53143139A (en) Control logic circuit
JPS53121435A (en) Arithmetic operation control unit
JPS6419599A (en) Semiconductor integrated circuit
JPS56127228A (en) Bootstrap controller
Zhang Design of Program about the LED Digital Clock Based on Atmega16 Microcontroller and DS1302
JPS6425268A (en) One chip microcomputer
JPS5362437A (en) Integrated circuit logic system
JPS56111927A (en) Clock control system
JPS6491249A (en) Logic circuit simulator
JPS6476246A (en) System for testing common bus
JPS5378740A (en) Memory control system
JPS6476134A (en) Data transfer equipment

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties