ATE103401T1 - Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu. - Google Patents
Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu.Info
- Publication number
- ATE103401T1 ATE103401T1 AT91101275T AT91101275T ATE103401T1 AT E103401 T1 ATE103401 T1 AT E103401T1 AT 91101275 T AT91101275 T AT 91101275T AT 91101275 T AT91101275 T AT 91101275T AT E103401 T1 ATE103401 T1 AT E103401T1
- Authority
- AT
- Austria
- Prior art keywords
- register
- mode
- logic
- preload
- array
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318516—Test of programmable logic devices [PLDs]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
- Apparatus For Radiation Diagnosis (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/868,970 US4758747A (en) | 1986-05-30 | 1986-05-30 | Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor |
| EP91101275A EP0428504B1 (de) | 1986-05-30 | 1987-05-22 | Programmierbare logische Vorrichtung mit Programmierungsprüfungsmitteln und Methode dazu |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE103401T1 true ATE103401T1 (de) | 1994-04-15 |
Family
ID=25352672
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT87304581T ATE104454T1 (de) | 1986-05-30 | 1987-05-22 | Programmierbares logisches geraet. |
| AT91101275T ATE103401T1 (de) | 1986-05-30 | 1991-01-31 | Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu. |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT87304581T ATE104454T1 (de) | 1986-05-30 | 1987-05-22 | Programmierbares logisches geraet. |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4758747A (de) |
| EP (3) | EP0428504B1 (de) |
| JP (2) | JP2562602B2 (de) |
| AT (2) | ATE104454T1 (de) |
| DE (2) | DE3789573T2 (de) |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5225719A (en) * | 1985-03-29 | 1993-07-06 | Advanced Micro Devices, Inc. | Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix |
| US5015884A (en) * | 1985-03-29 | 1991-05-14 | Advanced Micro Devices, Inc. | Multiple array high performance programmable logic device family |
| US4963768A (en) * | 1985-03-29 | 1990-10-16 | Advanced Micro Devices, Inc. | Flexible, programmable cell array interconnected by a programmable switch matrix |
| US5168177A (en) * | 1985-12-06 | 1992-12-01 | Advanced Micro Devices, Inc. | Programmable logic device with observability and preloadability for buried state registers |
| US4857774A (en) * | 1986-09-19 | 1989-08-15 | Actel Corporation | Testing apparatus and diagnostic method for use with programmable interconnect architecture |
| EP0310377B1 (de) * | 1987-10-02 | 1992-06-10 | Kawasaki Steel Corporation | Programmierbare Eingangs-/Ausgangsschaltung |
| US5056053A (en) * | 1988-02-11 | 1991-10-08 | The Mitre Corporation | Algebraic transform machine |
| US4864161A (en) * | 1988-05-05 | 1989-09-05 | Altera Corporation | Multifunction flip-flop-type circuit |
| JP2548301B2 (ja) * | 1988-05-25 | 1996-10-30 | 富士通株式会社 | プログラマブル論理回路装置 |
| US4879481A (en) * | 1988-09-02 | 1989-11-07 | Cypress Semiconductor Corporation | Dual I/O macrocell for high speed synchronous state machine |
| US5023484A (en) * | 1988-09-02 | 1991-06-11 | Cypress Semiconductor Corporation | Architecture of high speed synchronous state machine |
| US4894563A (en) * | 1988-10-11 | 1990-01-16 | Atmel Corporation | Output macrocell for programmable logic device |
| US5023590A (en) * | 1989-12-06 | 1991-06-11 | Loral Aerospace Corp. | 17-bit cascadable comparator using generic array logic |
| JP2880547B2 (ja) * | 1990-01-19 | 1999-04-12 | 三菱電機株式会社 | 半導体記憶装置 |
| US5221865A (en) * | 1991-06-21 | 1993-06-22 | Crosspoint Solutions, Inc. | Programmable input/output buffer circuit with test capability |
| US5479649A (en) * | 1992-05-01 | 1995-12-26 | Advanced Micro Devices, Inc. | Method and apparatus for forming a logical combination of signals from diagnostic nodes in an IC chip for passive observation at a dedicated diagnostic pin |
| AU2561192A (en) * | 1992-08-28 | 1994-03-29 | Prabhakar Goel | Multichip ic design using tdm |
| US6359547B1 (en) | 1994-11-15 | 2002-03-19 | William D. Denison | Electronic access control device |
| US5959466A (en) * | 1997-01-31 | 1999-09-28 | Actel Corporation | Field programmable gate array with mask programmed input and output buffers |
| US6150837A (en) * | 1997-02-28 | 2000-11-21 | Actel Corporation | Enhanced field programmable gate array |
| US6697387B1 (en) | 1999-06-07 | 2004-02-24 | Micron Technology, Inc. | Apparatus for multiplexing signals through I/O pins |
| US6678287B1 (en) | 1999-06-07 | 2004-01-13 | Micron Technology, Inc. | Method for multiplexing signals through I/O pins |
| US6866994B2 (en) * | 2001-05-30 | 2005-03-15 | Neomatrix, Llc | Noninvasive intraductal fluid diagnostic screen |
| US7893772B1 (en) | 2007-12-03 | 2011-02-22 | Cypress Semiconductor Corporation | System and method of loading a programmable counter |
| US8661394B1 (en) | 2008-09-24 | 2014-02-25 | Iowa State University Research Foundation, Inc. | Depth-optimal mapping of logic chains in reconfigurable fabrics |
| US8438522B1 (en) | 2008-09-24 | 2013-05-07 | Iowa State University Research Foundation, Inc. | Logic element architecture for generic logic chains in programmable devices |
| CN101840915B (zh) * | 2010-05-07 | 2011-12-21 | 无锡中星微电子有限公司 | 一种引脚共享装置及方法 |
| CN114039609A (zh) * | 2021-11-26 | 2022-02-11 | 南京英锐创电子科技有限公司 | 键盘扫描方法、系统、装置、计算机设备和存储介质 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4844049A (de) * | 1971-10-08 | 1973-06-25 | ||
| JPS5354936A (en) * | 1976-10-29 | 1978-05-18 | Toshiba Corp | Programable logical array |
| US4124899A (en) * | 1977-05-23 | 1978-11-07 | Monolithic Memories, Inc. | Programmable array logic circuit |
| JPS5483341A (en) * | 1977-12-15 | 1979-07-03 | Nec Corp | Digital integrated circuit |
| JPS5915217B2 (ja) * | 1978-10-25 | 1984-04-07 | 富士通株式会社 | 論理回路 |
| JPS5679530A (en) * | 1979-12-03 | 1981-06-30 | Hitachi Ltd | Dtl circuit |
| US4430584A (en) * | 1980-05-29 | 1984-02-07 | Texas Instruments Incorporated | Modular input/output system |
| US4475049A (en) * | 1981-05-07 | 1984-10-02 | Smith Robert E | Redundant serial communication circuit |
| US4409683A (en) * | 1981-11-18 | 1983-10-11 | Burroughs Corporation | Programmable multiplexer |
| US4412342A (en) * | 1981-12-18 | 1983-10-25 | Gte Automatic Electric Labs Inc. | Clock synchronization system |
| JPS6095370A (ja) * | 1984-08-06 | 1985-05-28 | Nec Corp | 集積回路装置 |
| US4593390A (en) * | 1984-08-09 | 1986-06-03 | Honeywell, Inc. | Pipeline multiplexer |
| JPS6186855A (ja) * | 1984-09-28 | 1986-05-02 | アドバンスト・マイクロ・デイバイシズ・インコーポレーテツド | 出力ロジツク回路 |
| JPS6234830U (de) * | 1985-08-19 | 1987-02-28 |
-
1986
- 1986-05-30 US US06/868,970 patent/US4758747A/en not_active Expired - Lifetime
-
1987
- 1987-05-22 AT AT87304581T patent/ATE104454T1/de not_active IP Right Cessation
- 1987-05-22 EP EP91101275A patent/EP0428504B1/de not_active Expired - Lifetime
- 1987-05-22 EP EP91101264A patent/EP0439199A1/de not_active Withdrawn
- 1987-05-22 DE DE3789573T patent/DE3789573T2/de not_active Expired - Fee Related
- 1987-05-22 DE DE3789458T patent/DE3789458T2/de not_active Expired - Fee Related
- 1987-05-22 EP EP87304581A patent/EP0247809B1/de not_active Expired - Lifetime
- 1987-05-29 JP JP62137581A patent/JP2562602B2/ja not_active Expired - Lifetime
-
1991
- 1991-01-31 AT AT91101275T patent/ATE103401T1/de not_active IP Right Cessation
-
1996
- 1996-02-28 JP JP8041385A patent/JP3002128B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP0439199A1 (de) | 1991-07-31 |
| DE3789573D1 (de) | 1994-05-19 |
| EP0247809A3 (en) | 1990-05-30 |
| DE3789458D1 (de) | 1994-04-28 |
| JPH08251015A (ja) | 1996-09-27 |
| ATE104454T1 (de) | 1994-04-15 |
| EP0247809A2 (de) | 1987-12-02 |
| JP2562602B2 (ja) | 1996-12-11 |
| EP0428504A2 (de) | 1991-05-22 |
| EP0428504A3 (de) | 1991-06-12 |
| DE3789458T2 (de) | 1994-09-08 |
| DE3789573T2 (de) | 1994-10-06 |
| JPS631215A (ja) | 1988-01-06 |
| US4758747A (en) | 1988-07-19 |
| JP3002128B2 (ja) | 2000-01-24 |
| EP0247809B1 (de) | 1994-04-13 |
| EP0428504B1 (de) | 1994-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE103401T1 (de) | Programmierbare logische vorrichtung mit programmierungspruefungsmitteln und methode dazu. | |
| DK25186A (da) | Kredsloebsarrangement til anvendelse i et integreret kredsloeb | |
| DK600185D0 (da) | Integreret kredsloeb | |
| ES526020A0 (es) | Una pastilla de circuito logico digital integrado | |
| PE46397A1 (es) | Circuito sincronizador electronico programable | |
| EP0391379A3 (de) | Schaltung einer programmierbaren logischen Anordnung | |
| DE3484134D1 (de) | Lineares rueckfuehrungsschieberegister. | |
| DE3850272D1 (de) | Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung. | |
| ATE128291T1 (de) | Programmierbare logische schaltung mit konfigurierbarer freigabe des ausgangs. | |
| JPS6425626A (en) | Semiconductor integrated circuit device | |
| JPS6467047A (en) | Data input/output device | |
| TW350777B (en) | Stimulation device | |
| JPS57206970A (en) | Clock stopping system using conditional comparison | |
| GB8408830D0 (en) | Microprocessor | |
| JPS6413479A (en) | Test system for integrated circuit | |
| SU387353A1 (ru) | УСТРОЙСТВО дл СТАТИСТИЧЕСКОГО КОДИРОВАНИЯ | |
| JPS53121435A (en) | Arithmetic operation control unit | |
| JPS6419599A (en) | Semiconductor integrated circuit | |
| JPS5411651A (en) | Logic circuit | |
| JPS647247A (en) | Multiprocessor system | |
| Zhang | Design of Program about the LED Digital Clock Based on Atmega16 Microcontroller and DS1302 | |
| JPS6481523A (en) | Dynamic system programmable logic array | |
| Matsusake et al. | STUDIES ON THE LIFE HISTORY OF THE HOOKWORMS. X. THE MORPHOLOGICAL STUDIES ON THE DEVELOPMENT OF THE ADULT OF A. CANINUM IN THE NORMAL HOST. II. FINDINGS ON 10-18 DAYS OLD ADULT | |
| JPS53121527A (en) | Array card | |
| ES1004578U (es) | Dispositivo de juego recreativo, perfeccionado. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |