AT329115B - Halbleiteranordnung mit versenktem isoliermuster und an dieses grenzender dotierter zone - Google Patents

Halbleiteranordnung mit versenktem isoliermuster und an dieses grenzender dotierter zone

Info

Publication number
AT329115B
AT329115B AT593871A AT593871A AT329115B AT 329115 B AT329115 B AT 329115B AT 593871 A AT593871 A AT 593871A AT 593871 A AT593871 A AT 593871A AT 329115 B AT329115 B AT 329115B
Authority
AT
Austria
Prior art keywords
border
semi
insulation pattern
conductor arrangement
doped zone
Prior art date
Application number
AT593871A
Other languages
English (en)
Other versions
ATA593871A (de
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of ATA593871A publication Critical patent/ATA593871A/de
Application granted granted Critical
Publication of AT329115B publication Critical patent/AT329115B/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615Combinations of vertical BJTs and one or more of resistors or capacitors
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/085Isolated-integrated
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/117Oxidation, selective
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/145Shaped junctions

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
AT593871A 1970-07-10 1971-07-08 Halbleiteranordnung mit versenktem isoliermuster und an dieses grenzender dotierter zone AT329115B (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NLAANVRAGE7010205,A NL169936C (nl) 1970-07-10 1970-07-10 Halfgeleiderinrichting omvattende een halfgeleiderlichaam met een althans ten dele in het halfgeleiderlichaam verzonken oxydepatroon.

Publications (2)

Publication Number Publication Date
ATA593871A ATA593871A (de) 1975-07-15
AT329115B true AT329115B (de) 1976-04-26

Family

ID=19810545

Family Applications (2)

Application Number Title Priority Date Filing Date
AT593871A AT329115B (de) 1970-07-10 1971-07-08 Halbleiteranordnung mit versenktem isoliermuster und an dieses grenzender dotierter zone
AT593771A AT329114B (de) 1970-07-10 1971-07-08 Halbleiteranordnung, insbesondere monolithische integrierte schaltung, mit voneinander isolierten halbleiterinseln

Family Applications After (1)

Application Number Title Priority Date Filing Date
AT593771A AT329114B (de) 1970-07-10 1971-07-08 Halbleiteranordnung, insbesondere monolithische integrierte schaltung, mit voneinander isolierten halbleiterinseln

Country Status (13)

Country Link
US (1) US3718843A (de)
JP (1) JPS5029629B1 (de)
AT (2) AT329115B (de)
BE (1) BE769730A (de)
CA (1) CA927015A (de)
CH (1) CH528823A (de)
DE (1) DE2133977C3 (de)
ES (1) ES393036A1 (de)
FR (1) FR2098320B1 (de)
GB (1) GB1353488A (de)
NL (1) NL169936C (de)
SE (1) SE368482B (de)
ZA (2) ZA714523B (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL170901C (nl) * 1971-04-03 1983-01-03 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
NL166156C (nl) * 1971-05-22 1981-06-15 Philips Nv Halfgeleiderinrichting bevattende ten minste een op een halfgeleidersubstraatlichaam aangebrachte halfge- leiderlaag met ten minste een isolatiezone, welke een in de halfgeleiderlaag verzonken isolatielaag uit door plaatselijke thermische oxydatie van het half- geleidermateriaal van de halfgeleiderlaag gevormd isolerend materiaal bevat en een werkwijze voor het vervaardigen daarvan.
GB1393027A (en) * 1972-05-30 1975-05-07 Ferranti Ltd Semiconductor devices
JPS5228550B2 (de) * 1972-10-04 1977-07-27

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US34420A (en) * 1862-02-18 Improvement in tools
FR1458860A (fr) * 1964-12-24 1966-03-04 Ibm Dispositif à circuit intégré, utilisant une lamelle semi-conductrice pré-formée
US3386865A (en) * 1965-05-10 1968-06-04 Ibm Process of making planar semiconductor devices isolated by encapsulating oxide filled channels
US3597287A (en) * 1965-11-16 1971-08-03 Monsanto Co Low capacitance field effect transistor
FR1527898A (fr) * 1967-03-16 1968-06-07 Radiotechnique Coprim Rtc Agencement de dispositifs semi-conducteurs portés par un support commun et son procédé de fabrication

Also Published As

Publication number Publication date
ATA593871A (de) 1975-07-15
DE2133977B2 (de) 1978-12-21
GB1353488A (en) 1974-05-15
ZA714522B (en) 1973-02-28
DE2133977A1 (de) 1972-01-13
DE2133977C3 (de) 1979-08-30
ZA714523B (en) 1973-02-28
AT329114B (de) 1976-04-26
FR2098320A1 (de) 1972-03-10
ATA593771A (de) 1975-07-15
NL169936C (nl) 1982-09-01
NL7010205A (de) 1972-01-12
FR2098320B1 (de) 1974-10-11
NL169936B (nl) 1982-04-01
US3718843A (en) 1973-02-27
JPS5029629B1 (de) 1975-09-25
SE368482B (de) 1974-07-01
ES393036A1 (es) 1973-08-16
CH528823A (de) 1972-09-30
CA927015A (en) 1973-05-22
BE769730A (fr) 1972-01-10

Similar Documents

Publication Publication Date Title
DK132145C (da) Felteffekttransistor med isoleret styreelektrode
IT1055085B (it) Memeoria associativa con zone associabili separatamente
BE766444A (fr) Trialcoxy quinazolines
AR192400A1 (es) Material termoaislante y autoextinguible
DK119016B (da) Felteffekttransistor med isoleret styreelektrode.
AT320023B (de) Feldeffekttransistor mit isolierter Torelektrode
AT320081B (de) Gleichrichterschaltung mit Thyristoren und Löscheinrichtungen
AT334589B (de) Isoliermatte
CH513517A (de) Inverser Transistor mit hoher Stromverstärkung
SE389225B (sv) Halvledarorienteringsplatta
ATA1074972A (de) Aufnahme-wiedergabegeraet mit schraegabtastung
CH435192A (de) Walze mit Breitstreckeffekt
AT329115B (de) Halbleiteranordnung mit versenktem isoliermuster und an dieses grenzender dotierter zone
AT315240B (de) Feldeffekttransistor mit isolierter Torelektrode
NL171109C (nl) Halfgeleiderinrichting met koude emissie.
AT305420B (de) Funkenstrecke konstanter Ansprechspannung
SE380510B (sv) Isolerings- och ballastmaterial
CH455961A (de) Halbleiterbauelement mit Gunn-Effekt
CH536555A (de) Halbleiterbauelement mit mindestens vier Zonen abwechselnden Leitfähigkeitstyps
AT331859B (de) Feldeffekttransistor mit isolierter torelektrode
AT317375B (de) Flächenhaftes elektrisches Heizelement
AT318711B (de) Transistor mit lateraler Emitterzone und lateraler Kollektorzone
CH522960A (de) Halbleiteranordnung mit wenigstens einer Isolationsschicht
AT266217B (de) Halbleiteranordnung mit mindestens zwei Zonen unterschiedlicher Beschaffenheit
CH502746A (de) Planare Halbleitervorrichtung und deren Verwendung

Legal Events

Date Code Title Description
ELJ Ceased due to non-payment of the annual fee