AR240764A1 - Una disposicion para la transferencia de datos entre un par de unidades de procesamiento de datos - Google Patents

Una disposicion para la transferencia de datos entre un par de unidades de procesamiento de datos

Info

Publication number
AR240764A1
AR240764A1 AR30658487A AR30658487A AR240764A1 AR 240764 A1 AR240764 A1 AR 240764A1 AR 30658487 A AR30658487 A AR 30658487A AR 30658487 A AR30658487 A AR 30658487A AR 240764 A1 AR240764 A1 AR 240764A1
Authority
AR
Argentina
Prior art keywords
processing units
data
data transfer
sequential access
memories
Prior art date
Application number
AR30658487A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of AR240764A1 publication Critical patent/AR240764A1/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Hardware Redundancy (AREA)

Abstract

Disposicion que comprende: una memoria en cada una de dichas unidades de procesamiento, teniendo dicha memoria una parte de acceso secuencial asociados; medios de transferencia de datos entre entre cada una de dichas partes de acceso aleatorio de cada una de dichas memorias y su parte de acceso secuencial asociada; y medio de conexion de dichas partes de acceso secuencial de dichas memorias entre las mismas (para permitir la circulacion de datos entre dichas partes de acceso secuencial de dichas memorias en forma asincronica con el resto de dicha disposicion).
AR30658487A 1986-02-24 1987-01-23 Una disposicion para la transferencia de datos entre un par de unidades de procesamiento de datos AR240764A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US83188586A 1986-02-24 1986-02-24

Publications (1)

Publication Number Publication Date
AR240764A1 true AR240764A1 (es) 1990-10-31

Family

ID=25260101

Family Applications (1)

Application Number Title Priority Date Filing Date
AR30658487A AR240764A1 (es) 1986-02-24 1987-01-23 Una disposicion para la transferencia de datos entre un par de unidades de procesamiento de datos

Country Status (7)

Country Link
EP (1) EP0234182A1 (es)
JP (1) JPS62200448A (es)
KR (1) KR900009117B1 (es)
CN (1) CN1010262B (es)
AR (1) AR240764A1 (es)
BR (1) BR8700436A (es)
IN (1) IN168469B (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2627878A1 (fr) * 1988-02-29 1989-09-01 Commissariat Energie Atomique Dispositif de traitement numerique de signaux
JP2584113B2 (ja) * 1989-07-21 1997-02-19 松下電器産業株式会社 データ転送方法及びデータ転送装置
IT1239596B (it) * 1990-02-16 1993-11-10 Sincon Spa Sistemi Imformativi Rete di collegamento per la gestione di dati in elaborazioni parallele.

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS602710B2 (ja) * 1977-04-13 1985-01-23 株式会社東芝 複合計算機システム
JPS6016664B2 (ja) * 1977-10-28 1985-04-26 豊田工機株式会社 デ−タ転送装置
JPS56135261A (en) * 1980-03-24 1981-10-22 Nec Corp Interprocessor information transfer system
JPS585822A (ja) * 1981-06-30 1983-01-13 エレベ−タ−・ゲ−エムベ−ハ− 入出力デ−タ転送方法および装置
JPS585867A (ja) * 1981-06-30 1983-01-13 エレベ−タ−・ゲ−エムベ−ハ− デ−タ伝送方法および装置
US4543627A (en) * 1981-12-14 1985-09-24 At&T Bell Laboratories Internal communication arrangement for a multiprocessor system
AU568490B2 (en) * 1982-05-07 1988-01-07 Digital Equipment Corporation Memory-to-memory intercomputer communication
US4562435A (en) * 1982-09-29 1985-12-31 Texas Instruments Incorporated Video display system using serial/parallel access memories
JPS5999520A (ja) * 1982-11-29 1984-06-08 Nec Corp プロセツサ間通信制御方式
JPS59111561A (ja) * 1982-12-17 1984-06-27 Hitachi Ltd 複合プロセツサ・システムのアクセス制御方式
JPS6289154A (ja) * 1985-10-16 1987-04-23 Mitsubishi Electric Corp 高速直列デ−タ伝送装置

Also Published As

Publication number Publication date
JPS62200448A (ja) 1987-09-04
KR870008452A (ko) 1987-09-26
CN86108432A (zh) 1987-09-02
EP0234182A1 (en) 1987-09-02
IN168469B (es) 1991-04-06
KR900009117B1 (ko) 1990-12-22
BR8700436A (pt) 1987-12-15
CN1010262B (zh) 1990-10-31

Similar Documents

Publication Publication Date Title
DE3886114D1 (de) Halbleiterspeichergerät mit redundanter Speicherzellenmatrix.
ES2109256T3 (es) Disposicion de bus de acceso a memoria.
DE3888169D1 (de) Datenübertragung in aktiver bildperiode.
DE3867964D1 (de) Speicherchip mit pipelinewirkung.
DE3751446D1 (de) Multiprozessor-Speicherbetriebsverfahren und -vorrichtung.
IT8522962A0 (it) Sistema di gestione di memoria di elaboratore.
IT1153611B (it) Procedimento di mappatura della memoria in sistema di elaborazione dati
ES2057099T3 (es) Procedimientos y aparato para almacenamiento en la memoria cache de variables de interbloqueo en una cache integrada.
DE68924306D1 (de) Mehrprozessorrechneranordnungen mit gemeinsamem Speicher und privaten Cache-Speichern.
DE3782045D1 (de) Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung.
DK0870303T3 (da) System, arkitektur og fremgangsmåde med høj ydelse for et universelt multiport dynamisk lager med tilfældig adgang med inte
DE69332059D1 (de) Datenübertragung zwischen Prozessoren in Mehrprozessorsystemen
IT8322985A0 (it) Dispositivo di memoria a semiconduttori ed in particolare di memoria dinamica ad accesso casuale.
DE69333319D1 (de) Datenverarbeitungssystem mit synchronem, dynamischem Speicher in integrierter Schaltkreistechnik
PE8491A1 (es) Sistema y metodo de revestimiento de imagen digital
DE3485555D1 (de) Halbleiterspeicher mit mehrfachniveauspeicherstruktur.
IT1215539B (it) Memoria tampone trasparente.
NL194851B (nl) Statisch geheugen van het RAM-type.
NO892246L (no) Avkjoelings-ekspansjonsventil i kjoelesystem.
IT8819754A0 (it) Elaboratore con scanalature di espansione per schede e scheda per detto elaboratore.
DE3865702D1 (de) Halbleiter-festwertspeichereinrichtung.
FR2536884B1 (fr) Reseau de transfert de donnees entre plusieurs processeurs et une memoire
AR240764A1 (es) Una disposicion para la transferencia de datos entre un par de unidades de procesamiento de datos
DE68926091D1 (de) Speicherverwaltung in Systemen mit Datenpaketbetrieb
DE3381477D1 (de) Selektiver zugriff in datenverarbeitungsanlagen.