AR068602A1 - Aparatos y metodos para el control de la frecuencia en un sintetizador de frecuencia de multiples salidas - Google Patents
Aparatos y metodos para el control de la frecuencia en un sintetizador de frecuencia de multiples salidasInfo
- Publication number
- AR068602A1 AR068602A1 ARP080104280A ARP080104280A AR068602A1 AR 068602 A1 AR068602 A1 AR 068602A1 AR P080104280 A ARP080104280 A AR P080104280A AR P080104280 A ARP080104280 A AR P080104280A AR 068602 A1 AR068602 A1 AR 068602A1
- Authority
- AR
- Argentina
- Prior art keywords
- frequency
- output signal
- phase
- signal
- closed
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S19/00—Satellite radio beacon positioning systems; Determining position, velocity or attitude using signals transmitted by such systems
- G01S19/01—Satellite radio beacon positioning systems transmitting time-stamped messages, e.g. GPS [Global Positioning System], GLONASS [Global Orbiting Navigation Satellite System] or GALILEO
- G01S19/13—Receivers
- G01S19/23—Testing, monitoring, correcting or calibrating of receiver elements
- G01S19/235—Calibration of receiver components
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transceivers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
Métodos y circuitos para sintetizar dos o más senales cerradas en fase con respecto a una senal de frecuencia de referencia en comun. En una forma de realizacion, un método comprende generar senales de salida primera y segunda cerradas en fase con respecto a la senal de un reloj de referencia, mediante el uso de circuitos en bucle cerrados en fase primero y segundo. En respuesta a un error de frecuencia detectado en la primera senal de salida, se corrige la primera senal de salida mediante el ajuste de una relacion de la division de la frecuencia en el primer circuito en bucle cerrado en fase. Se corrige la segunda senal de salida por separado con respecto a la correccion en la primera senal de salida, mediante el ajuste de una relacion de la division de la frecuencia en el segundo circuito en bucle cerrado en fase mediante el uso de un parámetro de ajuste calculado a partir del error de frecuencia detectado. En otro método dado a titulo de ejemplo, se generan senales de salida primera y segunda como se describe en lo que precede, mediante el uso de circuitos en bucle cerrados en fase primero y segundo. Se corrige la primera senal de salida mediante el ajuste de una relacion de la division de la frecuencia en el primer circuito en bucle cerrado en fase y la generacion de una senal de control para ajustar la frecuencia de la senal del reloj de referencia, en respuesta a un error de frecuencia detectado en la primera senal de salida. Dado que la segunda senal de salida se deriva a partir de la senal del reloj de referencia en comun, los ajustes en la frecuencia del reloj de referencia también ajustarán la frecuencia en la segunda senal de salida. En algunas formas de realizacion es posible aplicar ajustes adicionales en la segunda senal de salida mediante el ajuste de una relacion de la division de la frecuencia en los segundos circuitos en bucle cerrados en fase. También, circuitos para implementar los métodos descritos.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/865,376 US8041310B2 (en) | 2007-10-01 | 2007-10-01 | Apparatus and methods for frequency control in a multi-output frequency synthesizer |
Publications (1)
Publication Number | Publication Date |
---|---|
AR068602A1 true AR068602A1 (es) | 2009-11-18 |
Family
ID=40070716
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ARP080104280A AR068602A1 (es) | 2007-10-01 | 2008-09-30 | Aparatos y metodos para el control de la frecuencia en un sintetizador de frecuencia de multiples salidas |
Country Status (9)
Country | Link |
---|---|
US (1) | US8041310B2 (es) |
EP (1) | EP2201682B1 (es) |
JP (2) | JP5291108B2 (es) |
CN (1) | CN101889393B (es) |
AR (1) | AR068602A1 (es) |
ES (1) | ES2439592T3 (es) |
MY (1) | MY152626A (es) |
RU (1) | RU2476990C2 (es) |
WO (1) | WO2009043757A1 (es) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8179336B2 (en) * | 2008-06-30 | 2012-05-15 | Global Oled Technology, Llc. | Tiled electronic display |
US8284816B1 (en) * | 2009-06-01 | 2012-10-09 | Integrated Device Technology, Inc. | Push-pull spread spectrum clock signal generator |
US8301098B2 (en) * | 2009-06-24 | 2012-10-30 | Marvell World Trade Ltd. | System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS |
US8730101B2 (en) * | 2010-05-13 | 2014-05-20 | Qualcomm Incorporated | High sensitivity satellite positioning system receiver |
EP2408108A1 (en) * | 2010-07-14 | 2012-01-18 | Telefonaktiebolaget L M Ericsson AB (Publ) | Clocking scheme for a wireless communication device |
CN102141771B (zh) * | 2011-03-08 | 2013-10-02 | 无锡辐导微电子有限公司 | 一种频率校正方法和装置 |
US8818282B2 (en) * | 2011-08-11 | 2014-08-26 | Qualcomm Incorporated | Clock sharing between cores on an integrated circuit |
US9277425B2 (en) * | 2012-03-30 | 2016-03-01 | Marvell World Trade Ltd. | Systems and methods for automatic frequency control for mobile communication systems |
GB2504757B (en) * | 2012-08-09 | 2015-03-25 | Nvidia Corp | Reference clock calibration |
US8923778B2 (en) * | 2012-08-20 | 2014-12-30 | Google Technology Holdings LLC | Method for automatic frequency correction in a multi-carrier communications device |
US9369225B2 (en) * | 2012-10-01 | 2016-06-14 | Intel Deutschland Gmbh | Distribution of an electronic reference clock signal that includes delay and validity information |
KR101762649B1 (ko) * | 2012-10-01 | 2017-07-28 | 조슈아 박 | Rf 반송파 동기화 및 위상 일치 방법 및 시스템 |
EP2871494B1 (en) * | 2013-11-08 | 2018-03-21 | u-blox AG | Phase-alignment between clock signals |
JP2015128220A (ja) * | 2013-12-27 | 2015-07-09 | セイコーエプソン株式会社 | 発振回路、発振器、電子機器、移動体及び発振器の周波数調整方法 |
CN104868912B (zh) * | 2015-06-19 | 2017-11-14 | 中国电子科技集团公司第五十四研究所 | 一种双da同步采样装置 |
US10116313B2 (en) * | 2015-08-25 | 2018-10-30 | Intel Corporation | Apparatus and method to mitigate phase and frequency modulation due to inductive coupling |
US10856242B2 (en) | 2016-11-21 | 2020-12-01 | Phasorlab, Inc. | Wireless time and frequency lock loop system |
CN108011633B (zh) * | 2017-11-14 | 2021-06-04 | 天津希格玛微电子技术有限公司 | Rc振荡器的校准方法、装置、存储介质和处理器 |
WO2019198863A1 (ko) * | 2018-04-09 | 2019-10-17 | 엘지전자 주식회사 | 클록 동기 시스템 및 이를 구비하는 이동 단말기 |
CN109831401B (zh) * | 2019-03-19 | 2021-04-13 | 西安电子科技大学 | 一种mimo体制中基于共参考的调制器及方法 |
CN113078991B (zh) * | 2021-03-03 | 2022-07-22 | 北京紫光青藤微系统有限公司 | 频率校准系统、方法及应答器 |
CN113917470B (zh) * | 2021-12-14 | 2022-06-17 | 成都锐芯盛通电子科技有限公司 | 一种高效率dbf雷达及标校方法 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69020057T2 (de) * | 1989-07-21 | 1996-02-01 | Matsushita Electric Ind Co Ltd | Spurfolgungsfehlerdetektionssystem. |
US5132633A (en) * | 1991-05-21 | 1992-07-21 | National Semiconductor Corporation | PLL using a multi-phase frequency correction circuit in place of a VCO |
US5166642A (en) * | 1992-02-18 | 1992-11-24 | Motorola, Inc. | Multiple accumulator fractional N synthesis with series recombination |
CA2130871C (en) * | 1993-11-05 | 1999-09-28 | John M. Alder | Method and apparatus for a phase-locked loop circuit with holdover mode |
US5497126A (en) * | 1993-11-09 | 1996-03-05 | Motorola, Inc. | Phase synchronization circuit and method therefor for a phase locked loop |
JPH07264063A (ja) * | 1994-03-16 | 1995-10-13 | Mitsubishi Electric Corp | 周波数シンセサイザ |
CA2233831A1 (en) | 1998-03-31 | 1999-09-30 | Tom Riley | Digital-sigma fractional-n synthesizer |
US6463266B1 (en) * | 1999-08-10 | 2002-10-08 | Broadcom Corporation | Radio frequency control for communications systems |
EP1168634B1 (fr) * | 2000-06-28 | 2007-06-13 | STMicroelectronics N.V. | Procédé de réduction de la consommation électrique d'un téléphone mobile cellulaire |
FI109626B (fi) | 2000-11-08 | 2002-09-13 | Nokia Corp | Syntetisoijajärjestely ja menetelmä signaalien muodostamiseksi, erityisesti monimoodista radiopuhelinlaitetta varten |
ATE249108T1 (de) * | 2000-12-07 | 2003-09-15 | Motorola Inc | Multimode funkkommunikationsgerät mit gemeinsamen referenzoszillator |
JP4120237B2 (ja) * | 2002-02-28 | 2008-07-16 | ソニー株式会社 | 復調装置及び受信装置 |
US6856791B2 (en) * | 2002-03-14 | 2005-02-15 | Ericsson Inc. | Direct automatic frequency control method and apparatus |
KR100726108B1 (ko) | 2002-05-17 | 2007-06-12 | 모토로라 인코포레이티드 | 통신 위치확인 장치 내 주파수 관리 시스템 및 방법 |
US6816111B2 (en) * | 2002-12-13 | 2004-11-09 | Qualcomm Incorporated | Calibration and correction system for satellite position location systems |
US7012563B1 (en) | 2004-09-10 | 2006-03-14 | Motorola, Inc. | Method and system for frequency drift prediction |
US8401503B2 (en) * | 2005-03-01 | 2013-03-19 | Qualcomm Incorporated | Dual-loop automatic frequency control for wireless communication |
US8009775B2 (en) | 2005-03-11 | 2011-08-30 | Qualcomm Incorporated | Automatic frequency control for a wireless communication system with multiple subcarriers |
US7742785B2 (en) | 2006-08-09 | 2010-06-22 | Qualcomm Incorporated | Reference signal generation for multiple communication systems |
-
2007
- 2007-10-01 US US11/865,376 patent/US8041310B2/en active Active
-
2008
- 2008-09-22 EP EP08804564.6A patent/EP2201682B1/en active Active
- 2008-09-22 JP JP2010526263A patent/JP5291108B2/ja not_active Expired - Fee Related
- 2008-09-22 CN CN200880109687.5A patent/CN101889393B/zh active Active
- 2008-09-22 ES ES08804564.6T patent/ES2439592T3/es active Active
- 2008-09-22 RU RU2010117398/08A patent/RU2476990C2/ru active
- 2008-09-22 MY MYPI20101257 patent/MY152626A/en unknown
- 2008-09-22 WO PCT/EP2008/062638 patent/WO2009043757A1/en active Application Filing
- 2008-09-30 AR ARP080104280A patent/AR068602A1/es active IP Right Grant
-
2013
- 2013-04-18 JP JP2013087755A patent/JP5681746B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
WO2009043757A1 (en) | 2009-04-09 |
RU2476990C2 (ru) | 2013-02-27 |
JP5681746B2 (ja) | 2015-03-11 |
JP2010541353A (ja) | 2010-12-24 |
US8041310B2 (en) | 2011-10-18 |
JP5291108B2 (ja) | 2013-09-18 |
RU2010117398A (ru) | 2011-11-10 |
EP2201682A1 (en) | 2010-06-30 |
EP2201682B1 (en) | 2013-11-06 |
MY152626A (en) | 2014-10-31 |
ES2439592T3 (es) | 2014-01-23 |
JP2013168990A (ja) | 2013-08-29 |
CN101889393A (zh) | 2010-11-17 |
US20090088085A1 (en) | 2009-04-02 |
CN101889393B (zh) | 2013-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AR068602A1 (es) | Aparatos y metodos para el control de la frecuencia en un sintetizador de frecuencia de multiples salidas | |
ATE521135T1 (de) | Frequenzsynthese | |
DE602004030953D1 (de) | Frequenzsynthesizer | |
WO2006001952A3 (en) | Low power and low timing jitter phase-lock loop and method | |
BRPI0510077A (pt) | laço de atraso travado de freqüência ajustável | |
TW200713828A (en) | Delay locked loop circuit | |
TW200515710A (en) | Delay locked loop and its control method | |
TW200501618A (en) | Clock generator | |
EP2903162A3 (en) | A MDLL/PLL hybrid design with uniformly distributed output phases | |
EP3493405A3 (en) | Chirp signal synthesizer using plls | |
WO2014116933A3 (en) | Communications based adjustments of an envelope tracking power supply | |
IN2014CN00291A (es) | ||
ATE362224T1 (de) | Herauffahrschaltung für einen verzögerungsregelkreis | |
WO2009152105A3 (en) | Dynamic calibration techniques for digitally controlled oscillator | |
TW200701646A (en) | Phase lock loop and operation method thereof | |
ATE506750T1 (de) | Digitalgesteuerter analogfrequenzsynthesizer | |
TW200701647A (en) | Delay locked loop circuit | |
WO2009073580A3 (en) | Digital phase-locked loop operating based on fractional input and output phases | |
TW201130229A (en) | Delay locked loop and method of driving delay locked loop | |
GB0906418D0 (en) | Digital phase-locked loop architecture | |
GB2491507A (en) | Digital frequency locked loop | |
MX2016013701A (es) | Compensacion de interferencia de oscilador. | |
WO2008036389A3 (en) | Frequency synthesizer using two phase locked loops | |
JP2015527013A5 (es) | ||
DE60305178D1 (de) | Phasenregelschleife |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Grant, registration |