ZA957740B - Processing circuitry - Google Patents
Processing circuitryInfo
- Publication number
- ZA957740B ZA957740B ZA957740A ZA957740A ZA957740B ZA 957740 B ZA957740 B ZA 957740B ZA 957740 A ZA957740 A ZA 957740A ZA 957740 A ZA957740 A ZA 957740A ZA 957740 B ZA957740 B ZA 957740B
- Authority
- ZA
- South Africa
- Prior art keywords
- bus
- processing circuitry
- control unit
- access
- processors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
- Bus Control (AREA)
- Surgical Instruments (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Chemical Or Physical Treatment Of Fibers (AREA)
- Electrophonic Musical Instruments (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Orthopedics, Nursing, And Contraception (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9418753A GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ZA957740B true ZA957740B (en) | 1996-05-06 |
Family
ID=10761486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ZA957740A ZA957740B (en) | 1994-09-16 | 1995-09-14 | Processing circuitry |
Country Status (14)
| Country | Link |
|---|---|
| EP (1) | EP0781433B1 (OSRAM) |
| JP (1) | JPH10505925A (OSRAM) |
| AT (1) | ATE174139T1 (OSRAM) |
| AU (1) | AU3477695A (OSRAM) |
| BR (1) | BR9509071A (OSRAM) |
| DE (1) | DE69506427T2 (OSRAM) |
| ES (1) | ES2127554T3 (OSRAM) |
| FI (1) | FI971093A0 (OSRAM) |
| GB (1) | GB9418753D0 (OSRAM) |
| IL (1) | IL115147A (OSRAM) |
| IN (1) | IN184524B (OSRAM) |
| MX (1) | MX9701974A (OSRAM) |
| WO (1) | WO1996008774A1 (OSRAM) |
| ZA (1) | ZA957740B (OSRAM) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2263951C2 (ru) * | 2004-02-02 | 2005-11-10 | Огородник Дмитрий Викторович | Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа |
| JP5130754B2 (ja) * | 2007-03-15 | 2013-01-30 | 富士通セミコンダクター株式会社 | 半導体集積回路及びメモリシステム |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4837736A (en) * | 1987-05-01 | 1989-06-06 | Digital Equipment Corporation | Backplane bus with default control |
| CA2021826A1 (en) * | 1989-10-23 | 1991-04-24 | Darryl Edmond Judice | Delay logic for preventing cpu lockout from bus ownership |
| SE9203016L (sv) * | 1992-10-14 | 1994-04-15 | Ericsson Telefon Ab L M | Signalbehandlingssystem med delat dataminne |
| EP0654743A1 (en) * | 1993-11-19 | 1995-05-24 | International Business Machines Corporation | Computer system having a DSP local bus |
-
1994
- 1994-09-16 GB GB9418753A patent/GB9418753D0/en active Pending
-
1995
- 1995-08-24 IN IN1004CA1995 patent/IN184524B/en unknown
- 1995-09-01 IL IL11514795A patent/IL115147A/xx not_active IP Right Cessation
- 1995-09-08 FI FI971093A patent/FI971093A0/fi unknown
- 1995-09-08 WO PCT/GB1995/002130 patent/WO1996008774A1/en not_active Ceased
- 1995-09-08 EP EP95931282A patent/EP0781433B1/en not_active Expired - Lifetime
- 1995-09-08 JP JP8509978A patent/JPH10505925A/ja active Pending
- 1995-09-08 BR BR9509071A patent/BR9509071A/pt not_active Application Discontinuation
- 1995-09-08 AU AU34776/95A patent/AU3477695A/en not_active Abandoned
- 1995-09-08 DE DE69506427T patent/DE69506427T2/de not_active Expired - Fee Related
- 1995-09-08 ES ES95931282T patent/ES2127554T3/es not_active Expired - Lifetime
- 1995-09-08 AT AT95931282T patent/ATE174139T1/de not_active IP Right Cessation
- 1995-09-08 MX MX9701974A patent/MX9701974A/es not_active Application Discontinuation
- 1995-09-14 ZA ZA957740A patent/ZA957740B/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10505925A (ja) | 1998-06-09 |
| FI971093L (fi) | 1997-03-14 |
| FI971093A7 (fi) | 1997-03-14 |
| AU3477695A (en) | 1996-03-29 |
| IL115147A0 (en) | 1995-12-31 |
| FI971093A0 (fi) | 1997-03-14 |
| DE69506427T2 (de) | 1999-08-05 |
| IN184524B (OSRAM) | 2000-09-02 |
| EP0781433B1 (en) | 1998-12-02 |
| ES2127554T3 (es) | 1999-04-16 |
| GB9418753D0 (en) | 1994-11-02 |
| MX9701974A (es) | 1998-02-28 |
| BR9509071A (pt) | 1997-12-23 |
| IL115147A (en) | 1999-09-22 |
| DE69506427D1 (de) | 1999-01-14 |
| EP0781433A1 (en) | 1997-07-02 |
| WO1996008774A1 (en) | 1996-03-21 |
| ATE174139T1 (de) | 1998-12-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69130703D1 (de) | Chipschnittstellenanordnung | |
| GB2349965A (en) | Memory module including a memory module controller | |
| GB9502864D0 (en) | Cryptographic reduced instruction set processor | |
| MY119755A (en) | Dynamic de-registering of devices in system with multiple communication protocols | |
| EP0290617A4 (en) | Control unit. | |
| EP0522582A3 (en) | Memory sharing for communication between processors | |
| ES8500476A1 (es) | Perfeccionamientos en un control de programa memorizable con programa de usuario recorrido ciclicamente. | |
| ZA957740B (en) | Processing circuitry | |
| ATE36763T1 (de) | Mikroprozessorsystem zur steuerung von arbeitsablaeufen. | |
| HK1001143A (en) | Bus assignment system for dsp processors | |
| DE69610778D1 (de) | Pyridiniminyl-1,2-benzisoxazole und- benzisothiazole als antipsychotika | |
| DE69119105D1 (de) | Weissabgleich-Steuersystem | |
| TW362179B (en) | Method and arrangement for transmitting system-specific data in a synchronous microprocessor system | |
| TR199701482T1 (xx) | Osteoporozu �nlemek i�in alendronat kullan�lmas�. | |
| EP0460643A3 (en) | Emergency circuit for, e.g., numerical control unit | |
| JPS6460114A (en) | Data arithmetic unit | |
| SE9703495D0 (sv) | Anordning för storlekskontroll av bagage | |
| GB9028179D0 (en) | Multiple processor control system having shared memory communication | |
| FR2651590B3 (fr) | Unite de commande peripherique. | |
| ITTO920336A0 (it) | Dispositivo di comando, particolarmente per elettrodomestici. | |
| EP0316251A3 (en) | Direct control facility for multiprocessor network | |
| JPS5357937A (en) | Data processing unit of multiprocessor system | |
| JPS5448139A (en) | Control unit for information process system | |
| JPS53123008A (en) | Addressing system for memory | |
| JPS6461149A (en) | Overload control system for packet exchange |