YU40587B - Arrangement with reversibile priority for a direct access to the memory in terminal systems - Google Patents

Arrangement with reversibile priority for a direct access to the memory in terminal systems

Info

Publication number
YU40587B
YU40587B YU316779A YU316779A YU40587B YU 40587 B YU40587 B YU 40587B YU 316779 A YU316779 A YU 316779A YU 316779 A YU316779 A YU 316779A YU 40587 B YU40587 B YU 40587B
Authority
YU
Yugoslavia
Prior art keywords
reversibile
priority
memory
arrangement
direct access
Prior art date
Application number
YU316779A
Other languages
English (en)
Other versions
YU316779A (en
Inventor
M Inoshita
G N Winfrey
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of YU316779A publication Critical patent/YU316779A/xx
Publication of YU40587B publication Critical patent/YU40587B/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
YU316779A 1978-12-26 1979-12-25 Arrangement with reversibile priority for a direct access to the memory in terminal systems YU40587B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US97319678A 1978-12-26 1978-12-26

Publications (2)

Publication Number Publication Date
YU316779A YU316779A (en) 1982-06-30
YU40587B true YU40587B (en) 1986-02-28

Family

ID=25520615

Family Applications (1)

Application Number Title Priority Date Filing Date
YU316779A YU40587B (en) 1978-12-26 1979-12-25 Arrangement with reversibile priority for a direct access to the memory in terminal systems

Country Status (7)

Country Link
JP (1) JPS5588121A (enrdf_load_stackoverflow)
AU (1) AU534761B2 (enrdf_load_stackoverflow)
CA (1) CA1132265A (enrdf_load_stackoverflow)
DE (1) DE2951055A1 (enrdf_load_stackoverflow)
FR (1) FR2445556B1 (enrdf_load_stackoverflow)
GB (1) GB2039105B (enrdf_load_stackoverflow)
YU (1) YU40587B (enrdf_load_stackoverflow)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1266524A (en) 1983-08-30 1990-03-06 Shinobu Arimoto Image processing system
US4901234A (en) * 1987-03-27 1990-02-13 International Business Machines Corporation Computer system having programmable DMA control
US5241661A (en) * 1987-03-27 1993-08-31 International Business Machines Corporation DMA access arbitration device in which CPU can arbitrate on behalf of attachment having no arbiter
JP2550496B2 (ja) * 1989-03-30 1996-11-06 三菱電機株式会社 Ｄｍａコントローラ
RU2109327C1 (ru) * 1996-08-19 1998-04-20 Тульский государственный университет Многоканальное устройство приоритета

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL154023B (nl) * 1969-02-01 1977-07-15 Philips Nv Prioriteitscircuit.
US3553656A (en) * 1969-06-03 1971-01-05 Gen Electric Selector for the dynamic assignment of priority on a periodic basis
JPS5147298B2 (enrdf_load_stackoverflow) * 1971-08-30 1976-12-14
US3961312A (en) * 1974-07-15 1976-06-01 International Business Machines Corporation Cycle interleaving during burst mode operation

Also Published As

Publication number Publication date
AU5300679A (en) 1980-07-03
DE2951055C2 (enrdf_load_stackoverflow) 1990-08-30
YU316779A (en) 1982-06-30
GB2039105B (en) 1983-02-16
JPS5588121A (en) 1980-07-03
GB2039105A (en) 1980-07-30
DE2951055A1 (de) 1980-07-17
FR2445556A1 (fr) 1980-07-25
FR2445556B1 (fr) 1988-03-18
AU534761B2 (en) 1984-02-16
CA1132265A (en) 1982-09-21
JPS636891B2 (enrdf_load_stackoverflow) 1988-02-12

Similar Documents

Publication Publication Date Title
DE3279944D1 (en) Two state memory cell
JPS558696A (en) Nonnvolatile memory
JPS54162934A (en) Read only memory
JPS52154314A (en) Twooelement memory cell
JPS54124941A (en) Memory system
DE3279630D1 (en) Memory cell
JPS5552274A (en) Nonnvolatile memory
JPS5525895A (en) Memory system
GB2022355B (en) Special effects memory system
GB2016200B (en) Fuel cell
JPS5587385A (en) Memory cell
JPS5589968A (en) Memory system
JPS54132136A (en) Memory system
GB2016758B (en) Checking memories
JPS54142925A (en) Memory
JPS5642215A (en) Durable memory cell
DE2967586D1 (en) Row-column-addressable memory with serial-parallel-serial configuration
YU40587B (en) Arrangement with reversibile priority for a direct access to the memory in terminal systems
JPS52100942A (en) Memory cell
JPS5523500A (en) Storage rack for fuel assembly
JPS5566797A (en) Fuel storage rack
GB2028555B (en) Portable memory module
DE2964922D1 (en) Line-addressable memory with serial-parallel-serial configuration
JPS5577087A (en) Memory unit
JPS5633882A (en) Nonnvolatile memory cell