WO2023274032A1 - Circuit d'accès au stockage, puce intégrée, dispositif électronique et procédé d'accès au stockage - Google Patents

Circuit d'accès au stockage, puce intégrée, dispositif électronique et procédé d'accès au stockage Download PDF

Info

Publication number
WO2023274032A1
WO2023274032A1 PCT/CN2022/100807 CN2022100807W WO2023274032A1 WO 2023274032 A1 WO2023274032 A1 WO 2023274032A1 CN 2022100807 W CN2022100807 W CN 2022100807W WO 2023274032 A1 WO2023274032 A1 WO 2023274032A1
Authority
WO
WIPO (PCT)
Prior art keywords
storage
data
routing node
multiplexer
routing
Prior art date
Application number
PCT/CN2022/100807
Other languages
English (en)
Chinese (zh)
Inventor
刘琦
左丰国
江喜平
Original Assignee
西安紫光国芯半导体有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 西安紫光国芯半导体有限公司 filed Critical 西安紫光国芯半导体有限公司
Publication of WO2023274032A1 publication Critical patent/WO2023274032A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the application relates to the technical field of electronic circuits, in particular to storage access circuits, integrated chips, electronic equipment and storage access methods.
  • the technical problem mainly solved by this application is to provide storage access circuit, integrated chip, electronic equipment and storage access method, which can realize high-bandwidth storage access to large-capacity storage units.
  • the first technical solution adopted by the present application is to provide a storage access circuit
  • the storage access circuit includes: a network unit, the network unit includes at least one routing node; a multiplexer; a storage control module, For connecting storage units; wherein, each routing node is connected to at least one multiplexer, and each multiplexer is connected to at least two storage control modules to multiplex at least two storage control modules, Further, storage access is performed to the storage unit connected to the storage control module.
  • each routing node is connected to at most 4 other routing nodes.
  • At least two routing nodes are distributed in an array in the form of M rows*N columns, and each routing node is connected to other routing nodes adjacent in the row or column direction, wherein M and N are positive integers.
  • M is 3, and N is 3; each routing node is connected to 2 multiplexers, and each multiplexer is connected to 8 storage control modules.
  • M is 4, and N is 4; each routing node is connected to 4 multiplexers, and each multiplexer is connected to 16 storage control modules.
  • the storage control module includes: a first interface unit connected to the multiplexer; a read control unit connected to the first interface unit for controlling the reading of data in the storage unit; a write control unit connected to the first interface unit, It is used to control writing data to the storage unit; the second interface unit is connected to the read control unit, the write control unit and the storage unit.
  • the storage control module further includes a refresh unit connected to the second interface unit, and the refresh unit is used for refreshing the storage unit.
  • the data bit width of the storage control module is 128bit, and the frequency is 400MHz.
  • the storage access circuit also includes: computing engines, and each routing node is connected to at least one computing engine.
  • the distance between the routing node and other routing nodes connected to the routing node is the same.
  • the data transmission time between the routing node and other routing nodes connected to the routing node is the same.
  • the second technical solution adopted by this application is to provide an integrated chip, which includes: a logic module and a storage array module; a storage access circuit is integrated on the logic module; the storage access circuit includes: a network unit , the network unit includes at least one routing node; a multiplexer; a storage control module for connecting the storage unit; wherein, each routing node is connected to at least one multiplexer, and each multiplexer is connected to at least two A storage control module, to multiplex at least two storage control modules, and then perform storage access to the storage unit connected to the storage control module; the storage array module is integrated with the storage unit, and the logic module and the storage array module are laminated and bonded connect.
  • the storage array module is a dynamic random storage array module.
  • each routing node is connected to at most 4 other routing nodes; wherein, the distance between the routing node and other routing nodes connected with the routing node is the same; and/or the distance between the routing node and other routing nodes connected with the routing node Data transfer times are the same.
  • At least two routing nodes are distributed in an array in the form of M rows*N columns, and each routing node is connected to other routing nodes adjacent in the row or column direction, wherein M and N are positive integers.
  • the third technical solution adopted by the present application is to provide a storage access method, the method includes: a routing node receives a data access instruction, and determines at least one corresponding multiplexer according to the data access instruction; The multiplexer determines at least one corresponding storage control module according to the data access instruction; the storage control module obtains data from the correspondingly connected storage unit according to the data access instruction and sends it to the multiplexer; the multiplexer sends the data to the routing node.
  • the step of the multiplexer sending the data to the routing node includes: the multiplexer synthesizes the data, and sends the synthesized data to the routing node.
  • the multiplexer after the multiplexer sends the data to the routing node, it also includes: the routing node sends the synthesized data to the calculation engine; the calculation engine decodes the synthesized data, and performs corresponding processing based on the decoded data operation.
  • the method further includes: the routing node receives the data write instruction, and determines at least one corresponding multiplexer according to the data write instruction; the multiplexer determines the corresponding at least one storage control module according to the data write instruction ; The storage control module obtains the data to be written according to the data writing instruction, and writes the data to be written into the storage unit connected to the storage control module.
  • the computing engine before the step of the routing node receiving the data writing instruction, it includes: the computing engine generates the writing instruction, and sends the writing instruction to the routing node.
  • the beneficial effect of the application is: different from the situation of the prior art, the storage access circuit, integrated chip, electronic equipment and storage access method provided by the application.
  • the storage access circuit utilizes each routing node to connect at least one multiplexer, and each multiplexer is connected to at least two storage control modules, so that at least two storage control modules can be multiplexed, and then Perform storage access to the storage unit connected to the storage control module.
  • at least two storage control modules connected to each multiplexer can provide higher bandwidth, so as to realize high-capacity storage unit Bandwidth storage access.
  • FIG. 1 is a schematic structural diagram of an embodiment of a storage access circuit provided by the present application
  • FIG. 2 is a schematic structural diagram of another embodiment of the storage access circuit provided by the present application.
  • FIG. 3 is a schematic structural diagram of an embodiment of a plurality of routing nodes provided by the present application.
  • FIG. 4 is a schematic structural diagram of another embodiment of the storage access circuit provided by the present application.
  • FIG. 5 is a schematic structural diagram of an embodiment of a storage control module provided by the present application.
  • FIG. 6 is a schematic structural diagram of another embodiment of the storage control module provided by the present application.
  • FIG. 7 is a schematic structural diagram of an embodiment of an integrated chip provided by the present application.
  • FIG. 8 is a schematic structural diagram of an embodiment of an electronic device provided by the present application.
  • FIG. 9 is a schematic flowchart of an embodiment of a storage access method provided by the present application.
  • Fig. 10 is a schematic flowchart of another embodiment of the storage access method provided by the present application.
  • FIG. 1 is a schematic structural diagram of an embodiment of a storage access circuit provided in the present application.
  • the storage access circuit 100 includes a network unit 10 , a multiplexer 30 and a storage control module 40 .
  • the network unit 10 includes at least one routing node 101, and each routing node 101 is connected with at least one multiplexer 30, and each multiplexer 30 is connected with at least two storage control modules 40, so as to control at least two storage
  • the control module 40 performs multiplexing, and then performs storage access to the storage units connected to the storage control module 40 .
  • network unit 10 may be a network-on-chip.
  • network on chip is a new communication method for System on chip (SoC). It is the main component of multi-core technology.
  • SoC System on chip
  • the NoC approach brings a new on-chip communication method that significantly outperforms the performance of traditional bus-based systems (bus).
  • bus bus-based systems
  • NoC-based systems are better suited to globally asynchronous and partially synchronous clocking mechanisms used in future complex multi-core SoC designs.
  • the multiplexer 30 can receive multiple input signals, synthesize a single output signal in a recoverable manner for each input signal, and select to read or write data from the corresponding channel.
  • the storage control module 40 is used to connect the storage unit to control the storage unit, such as reading data from the storage unit or writing data to the storage unit.
  • the numbers of routing nodes 101, multiplexers 30 and storage control modules 40 may be set according to actual needs. Further, the number of multiplexers 30 connected to each routing node 101 may be the same, for example, each routing node 101 is connected to 1, 2, 3, 4, 5 or 6 multiplexers 30 . In another application scenario, the number of multiplexers 30 connected to each routing node 101 may be different, for example, the first routing node 101 is connected to two multiplexers 30, and the second routing node 101 Three multiplexers 30 are connected, the third routing node 101 is connected to four multiplexers 30 , and the fourth routing node 101 is connected to two multiplexers 30 .
  • each multiplexer 30 may be the same, for example, each multiplexer 30 is connected to 2, 4, 8 or 16 storage control modules 40 .
  • the number of storage control modules 40 connected to each multiplexer 30 can also be different, such as the first multiplexer 30 is connected to 4 storage control modules 40, and the second multiplexer 30 is connected to 8 storage control modules 40, the third multiplexer 30 is connected to 16 storage control modules 40, and the fourth multiplexer 30 is connected to 32 storage control modules 40.
  • the routing node 101 in the storage access circuit 100 is connected to an external processing module. Based on this, the reading process of the entire storage access circuit 100 is described:
  • the external processing module can generate a data access instruction and send it to the routing node 101, and the routing node 101 determines corresponding multiple or single multiplexers 30 according to the data access instruction, and sends the data access instruction to the multiplexer 30 .
  • the multiplexer 30 allocates according to the data access instruction to determine corresponding multiple or single storage control modules 40 , and sends the data access instruction to the storage control module 40 .
  • the storage control module 40 acquires data from the correspondingly connected storage units according to the data access instruction, and sends the data to the multiplexer 30 .
  • the multiplexer 30 synthesizes the data sent by multiple or single storage control modules 40, and sends the synthesized data to the routing node 101, and the routing node 101 sends the synthesized data to the external processing module. After obtaining the synthesized data, the external processing module decodes the synthesized data to obtain the data before synthesis. Then perform calculations on these data.
  • the writing process of the entire storage access circuit 100 is described as follows:
  • the external processing module can generate a data writing instruction and send it to the routing node 101, and the routing node 101 determines corresponding multiple or single multiplexers 30 according to the data writing instruction, and sends the data writing instruction to the multiplexer 30.
  • Use device 30 The multiplexer 30 distributes according to the data write instruction to determine corresponding multiple or single storage control modules 40 , and sends the data write instruction to the storage control module 40 .
  • the storage control module 40 obtains the data to be written according to the data writing instruction, and writes the data to be written into the correspondingly connected storage unit.
  • the storage access circuit 100 utilizes the way that each routing node is connected to at least one multiplexer 30, and each multiplexer 30 is connected to at least two storage control modules 40, so that at least two The storage control module 40 performs multiplexing.
  • at least two storage control modules 40 connected to each multiplexer 30 can provide higher bandwidth, thereby enabling high-bandwidth storage access to large-capacity storage units.
  • FIG. 2 is a schematic structural diagram of another embodiment of a storage access circuit provided in the present application. Compared with the above-mentioned first embodiment shown in FIG. 1 , the difference of this embodiment is that a computing engine 20 is also included.
  • the computing engine 20 may include at least one of a CPU (central processing unit, central processing unit), a DSP (Digital Signal Processor, digital signal processor), and a GPU (graphics processing unit, graphics processor).
  • a CPU central processing unit, central processing unit
  • DSP Digital Signal Processor, digital signal processor
  • GPU graphics processing unit, graphics processor
  • each routing node is connected to at least one computing engine 20 and at least one multiplexer 30, and each multiplexer 30 is connected to multiple storage control modules 40 to multiplex multiple storage control modules 40 use.
  • Routing node 101 is used to control data transmission. The data output by the multiplexer 30 is transmitted to the calculation engine 20 through the routing node 101, so that the calculation engine 20 performs corresponding calculations based on these data.
  • the numbers of routing nodes 101 , computing engines 20 , multiplexers 30 and storage control modules 40 can be set according to actual needs.
  • the number of computing engines 20 connected to each routing node 101 may be the same, for example, 2, 3, 4, 5 or 6 computing engines 20 connected to each routing node 101 .
  • the number of computing engines 20 connected to each routing node 101 may be different, for example, the first routing node 101 is connected to 2 computing engines 20, and the second routing node 101 is connected to 3 computing engines 20 , the third routing node 101 is connected to four computing engines 20 , and the fourth routing node 101 is connected to two computing engines 20 .
  • the corresponding functional modules in the computing engine 20 can generate data access instructions and send them to the routing node 101.
  • the routing node 101 determines the corresponding multiple or single multiplexers 30 according to the data access instructions, and sends the data access instructions to the multiplexers 30.
  • Multiplexer 30 The multiplexer 30 allocates according to the data access instruction to determine corresponding multiple or single storage control modules 40 , and sends the data access instruction to the storage control module 40 .
  • the storage control module 40 acquires data from the correspondingly connected storage units according to the data access instruction, and sends the data to the multiplexer 30 .
  • the multiplexer 30 synthesizes the data sent by multiple or single storage control modules 40 , and sends the synthesized data to the routing node, and the routing node sends the synthesized data to the computing engine 20 .
  • the corresponding functional modules in the calculation engine 20 decode the synthesized data to obtain the data before synthesis. Then perform calculations on these data.
  • the corresponding functional modules in the computing engine 20 can generate a data write instruction and send it to the routing node 101, and the routing node 101 determines corresponding multiple or single multiplexers 30 according to the data writing instruction, and sends the data writing instruction to to the multiplexer 30.
  • the multiplexer 30 distributes according to the data write instruction to determine corresponding multiple or single storage control modules 40 , and sends the data write instruction to the storage control module 40 .
  • the storage control module 40 acquires the data to be written according to the data writing instruction, and writes the data to be written into the correspondingly connected storage unit.
  • the storage access circuit 100 utilizes the way that each routing node 101 is connected to at least one multiplexer 30, and each multiplexer 30 is connected to at least two storage control modules 40, so that at least two A storage control module 40 performs multiplexing.
  • at least two storage control 40 modules connected to each multiplexer 30 can provide higher bandwidth, thereby enabling high-bandwidth storage access to large-capacity storage units, so that the multiplexer 30 can output high-bandwidth storage access data to routing node 101, and routing node 101 can reasonably allocate storage access data to any one or more computing engines 20 on routing node 101, thereby improving computing performance.
  • FIG. 3 is a schematic structural diagram of an embodiment of multiple routing nodes provided by the present application. Take the nine routing nodes in Figure 3 as an example for illustration:
  • Routing nodes include A, B, C, D, E, F, G, H, and I. Among them, routing node A is connected with routing node B and routing node D, routing node B is connected with routing node A, routing node C and routing node E, routing node C is connected with routing node B and routing node F, routing node E is connected with routing node Node A, routing node E and routing node G are connected, routing node E is connected with routing node B, routing node D, routing node F and routing node H, routing node F is connected with routing node C, routing node E and routing node I, Routing node G is connected to routing node D and routing node H, routing node H is connected to routing node E, routing node G and routing node I, and routing node I is connected to routing node H and routing node F.
  • routing node is connected to 2 other routing nodes, 3 other routing nodes or 4 other routing nodes. It can be understood that due to the positional relationship of the routing nodes, since there are other routing nodes in only some directions of the edge routing nodes, the number of other routing nodes connected to the routing nodes at different positions is different.
  • each routing node is connected to at most 4 other routing nodes 101 .
  • the at least two routing nodes 101 are distributed in an array in the form of M rows*N columns, and each routing node 101 is connected to other routing nodes 101 adjacent in the row or column direction , where M and N are positive integers. It can be understood that if a plurality of routing nodes 101 are distributed in an array of M rows*N columns, each routing node 101 is connected to at most 4 other routing nodes 101, which is more in line with the efficiency of data transmission between routing nodes 101 and routing nodes 101.
  • routing node E The distances from routing node E to routing node B, routing node D, routing node F, and routing node H are the same, and the data transmission time is the same when the wiring materials are consistent.
  • routing node E is also connected to routing node A, the distance between routing node E and routing node A is greater than the distance from routing node E to routing node B, routing node D, routing node F and routing node H, which affects the network unit 10 on the contrary. Global adjustments.
  • At least two routing nodes are arranged in an array of M rows*N columns, so that the distance between every two routing nodes is the same, which can not only reduce the process in the manufacturing process, but also improve the performance of the network unit 10 .
  • FIG. 4 is a schematic structural diagram of another embodiment of the storage access circuit provided by the present application.
  • the network unit includes 9 routing nodes, arrayed in the form of M rows*N columns, where M can be 3, and N can be 3. Routing nodes include A, B, C, D, E, F, G, H, and I.
  • Each routing node is connected to two multiplexers 30 , and each multiplexer 30 is connected to eight storage control modules 40 .
  • Each routing node is connected to two computing engines 20 . Then the number of storage control modules 40 in the storage access circuit 100 is 144. The number of multiplexers 30 is 18, and the number of computing engines 20 is 18.
  • 144 storage control modules 40 can provide a bandwidth of 921.6GB/s, so that the storage access circuit 100 can realize high-bandwidth storage access to large-capacity storage units, so that the multiplexer 30 can output high-bandwidth
  • the stored and accessed data is sent to the routing node, and the routing node can reasonably distribute the stored and accessed data to any one or more computing engines 20 on the routing node, thereby improving computing performance.
  • the network unit includes 16 routing nodes, arrayed in the form of M rows*N columns, M may be 4, and N may be 4. Or M can be 2 and N can be 8.
  • Each routing node is connected to 4 multiplexers 30, and each multiplexer 30 is connected to 16 storage control modules. Each routing node is connected to 4 computing engines 20 . Then the number of storage control modules 40 in the storage access circuit 100 is 1024. The number of multiplexers 30 is 64, and the number of computing engines 20 is 64.
  • 1024 storage control modules 40 can provide a bandwidth of 6553.6GB/s, so that the storage access circuit 100 can realize high-bandwidth storage access to large-capacity storage units, so that the multiplexer 30 can output high-bandwidth
  • the stored and accessed data is sent to the routing node, and the routing node can reasonably distribute the stored and accessed data to any one or more computing engines 20 on the routing node, thereby improving computing performance.
  • the data bit width of the storage control module 40 may be 64 bits, and the frequency may be 900 MHz.
  • FIG. 5 is a schematic structural diagram of an embodiment of a storage control module provided by the present application.
  • the storage control module 40 includes a first interface unit 41 , a read control unit 42 , a write control unit 43 and a second interface unit 44 .
  • the first interface unit 41 is connected to the multiplexer 30; the read control unit 42 is connected to the first interface unit 41 for controlling the reading of data in the storage unit; the write control unit 43 is connected to the first interface unit 41 for Control writing data to the storage unit; the second interface unit 44 connects the read control unit 42 , the write control unit 43 and the storage unit.
  • the multiple storage control modules 40 are connected to a multiplexer 30, which can provide higher bandwidth during storage access, and achieve large High-bandwidth storage access for capacity storage units.
  • the multiplexer 30 can output high-bandwidth storage access data to the routing node, and the routing node can reasonably distribute the storage access data to any one or more computing engines on the routing node 20, thereby improving computing performance.
  • the storage unit may be a dynamic storage unit, then refer to FIG. 6 , which is a schematic structural diagram of another embodiment of the storage control module provided by the present application.
  • the storage control module 40 includes a first interface unit 41 , a read control unit 42 , a write control unit 43 , a second interface unit 44 and a refresh unit 45 .
  • the refresh unit 45 is connected to the second interface unit 44, and the refresh unit 45 is used for refreshing the storage unit.
  • the dynamic storage unit may be a DRAM (Dynamic Random Access Memory, dynamic random access memory) unit.
  • a dynamic memory cell temporarily stores information by storing charges through a gate capacitance. Because the stored information charge leaks after all, and the charge amount cannot be supplemented by the power supply through the load tube like the static storage element, the information will be lost after a long time. For this reason, the refresh unit 45 is required to refresh the storage unit. That is to charge the gate according to a certain rule, and replenish the information charge of the gate capacitance as needed.
  • multiple storage control modules 40 are applied to the storage access circuit 100 in any of the above-mentioned embodiments, multiple storage control modules 40 are connected to a multiplexer 30, which can provide higher bandwidth during storage access, and then storage access
  • the circuit 100 can realize high-bandwidth storage access to large-capacity DRAM units.
  • the multiplexer 30 can output high-bandwidth storage access data to the routing node, and the routing node 101 can reasonably distribute the storage access data to at least one computing engine 20 on the routing node, Thereby improving computing performance.
  • FIG. 7 is a schematic structural diagram of an embodiment of an integrated chip provided by the present application.
  • the integrated chip 200 includes a logic module 201 and a storage array module 202 .
  • the logic module 201 is integrated with a storage access circuit.
  • the storage access circuit may be the storage access circuit 100 in any of the foregoing embodiments.
  • the logic module 201 is connected to the storage array module 202; wherein, the storage array module 202 is integrated with a storage unit.
  • the memory array module 202 may be a dynamic random memory array module.
  • the storage control module 40 in the storage access circuit 100 is connected to the storage unit, and is used for reading and writing operations on the storage unit.
  • the logic module 201 and the storage array module 202 are stacked, and the storage control module 40 of the storage access circuit 100 is connected to the storage unit integrated on the storage array module 202, so that the wiring between the storage control module 40 and the storage unit is shortened, and the storage capacity can be improved. unit access speed, reducing power consumption and improving overall performance.
  • the stacking manner may be set according to actual sizes of the logic module 201 and the storage array module 202 .
  • the logic modules 201 and the storage array modules 202 may be stacked on each other.
  • a storage array module 202 is arranged between two logic modules 201 .
  • a logic module 201 is arranged between two storage array modules 202 .
  • the logic module 201 and the storage array module 202 are bonded and connected by 3-dimensional bonding technology, so that the storage access circuit in the logic module 201 can be directly connected with the storage unit in the storage array module 202, realizing high bandwidth, low Power memory access structure.
  • the above-mentioned logic module 201 and storage array module 202 may be made of a wafer (Wafer) or a die (Die) or a chip (chip).
  • the storage access circuit 100 in the integrated chip 200 when the storage access circuit 100 in the integrated chip 200 is accessing storage, at least two storage control 40 modules connected to each multiplexer 30 can provide higher bandwidth, thereby enabling large-scale High-bandwidth memory access for capacity dynamic random access memory units.
  • the multiplexer 30 can output high-bandwidth storage access data to the routing node, and the routing node can reasonably distribute the storage access data to at least one computing engine 20 on the routing node, thereby Improve computing performance.
  • the integrated chip 200 can be used as a storage device such as a memory stick or a hard disk.
  • FIG. 8 is a schematic structural diagram of an embodiment of an electronic device provided by the present application.
  • the electronic device 300 includes an integrated chip 200 .
  • the integrated chip 200 is like the integrated chip 200 in any of the above-mentioned embodiments.
  • the integrated chip 200 includes a logic module and a storage array module, wherein the above-mentioned storage access circuit is integrated on the logic module, and the storage array module is connected to the logic module.
  • the logic module and the storage array module are stacked and bonded.
  • the logic module and the storage array module are bonded and connected by 3-dimensional bonding technology, so that the storage access circuit in the logic module can be directly connected with the storage unit in the storage array module, realizing high-bandwidth, low-power storage access structure.
  • At least two storage control 40 modules connected to each multiplexer 30 can provide higher bandwidth, and then the storage access circuit 100 can realize High-bandwidth storage access to large-capacity dynamic random storage units, so that the multiplexer can output high-bandwidth storage access data to the routing node, and the routing node can reasonably allocate storage access data to at least one computing engine on the routing node, thereby Improve computing performance.
  • FIG. 9 is a schematic flowchart of an embodiment of a storage access method provided by the present application. The method is implemented based on any of the above storage access circuits 100, and the method includes:
  • Step 91 the routing node receives the data access instruction, and determines at least one corresponding multiplexer according to the data access instruction.
  • the data access instruction is sent by the computing engine or the external processing module.
  • Step 92 The multiplexer determines at least one corresponding storage control module according to the data access instruction.
  • data may be stored in different storage units, so the storage control module corresponding to the connected storage unit needs to be determined before data can be read.
  • Step 93 The storage control module acquires data from the correspondingly connected storage unit according to the data access instruction and sends it to the multiplexer.
  • Step 94 The multiplexer sends the data to the routing node.
  • the multiplexer synthesizes the data sent by each storage control module, and sends the synthesized data to the routing node, and the routing node sends the synthesized data to the computing engine.
  • the corresponding functional modules or external processing modules in the computing engine can generate data access instructions and send them to the routing node.
  • the routing node determines the corresponding multiple or single multiplexers according to the data access instructions and sends the data access instructions to the multiplexers.
  • multiplexer allocates according to the data access instruction to determine corresponding multiple or single storage control modules, and sends the data access instruction to the storage control module.
  • the storage control module acquires data from the correspondingly connected storage unit according to the data access instruction, and sends the data to the multiplexer.
  • the multiplexer synthesizes the data sent by multiple or single storage control modules, and sends the synthesized data to the routing node, and the routing node sends the synthesized data to the computing engine or the external processing module. After the corresponding function module or external processing module in the calculation engine obtains the synthesized data, it decodes the synthesized data to obtain the data before synthesis. Then perform calculations on these data.
  • a multiplexer when performing large-capacity storage access, is used to connect at least two storage control modules to provide higher storage access bandwidth, thereby realizing high-speed access to large-capacity DRAM units.
  • Bandwidth storage access so that the multiplexer can output high-bandwidth storage access data to routing nodes, and routing nodes can reasonably allocate storage access data to computing engines or external processing modules connected to routing nodes, thereby improving computing performance.
  • FIG. 10 is a schematic flowchart of another embodiment of a storage access method provided by the present application. The method is implemented based on any of the above storage access circuits 100, and the method includes:
  • Step 101 the routing node receives a data write instruction, and determines at least one corresponding multiplexer according to the data write instruction.
  • the data writing instruction is sent by the computing engine or the external processing module.
  • Step 102 The multiplexer determines at least one corresponding storage control module according to the data write instruction.
  • Step 103 the storage control module obtains the data to be written according to the data writing instruction, and writes the data to be written into the storage unit connected to the storage control module.
  • data can be written simultaneously through multiple storage control modules, and the data to be written can be written into the storage unit connected to the storage control module, which can shorten the time for writing data. time.
  • the corresponding functional modules or external processing modules in the computing engine can generate data write instructions and send them to the routing node.
  • the routing node determines the corresponding multiple or single multiplexers according to the data write instructions, and sends the data write instructions to to the multiplexer.
  • the multiplexer allocates according to the data writing instruction to determine corresponding multiple or single storage control modules, and sends the data writing instruction to the storage control modules.
  • the storage control module obtains the data to be written according to the data writing instruction, and writes the data to be written into the correspondingly connected storage unit.
  • a multiplexer when large-capacity data is written, a multiplexer is used to connect with at least two storage control modules to provide higher storage access bandwidth, thereby realizing the large-capacity DRAM unit High-bandwidth storage access, so that the multiplexer can output high-bandwidth storage access data to routing nodes, and routing nodes can reasonably allocate storage access data to computing engines or external processing modules connected to routing nodes, thereby improving computing performance .

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

La présente invention relève du domaine technique des circuits électroniques. L'invention concerne un circuit d'accès au stockage, une puce intégrée, un dispositif électronique et un procédé d'accès au stockage. Le circuit d'accès au stockage comprend une unité de réseau, des multiplexeurs et des modules de commande de stockage. Chaque nœud de routage est connecté à au moins un multiplexeur, et chaque multiplexeur est connecté à au moins deux modules de commande de stockage, de manière à effectuer un multiplexage sur les deux modules de commande de stockage ou plus, ce qui permet d'effectuer un accès au stockage sur des unités de stockage, qui sont connectées aux modules de commande de stockage. De cette manière, un accès de stockage à grande largeur de bande à une unité de stockage à grande capacité peut être réalisé.
PCT/CN2022/100807 2021-07-02 2022-06-23 Circuit d'accès au stockage, puce intégrée, dispositif électronique et procédé d'accès au stockage WO2023274032A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110750108.2 2021-07-02
CN202110750108.2A CN115563052A (zh) 2021-07-02 2021-07-02 存储访问电路、集成芯片、电子设备及存储访问方法

Publications (1)

Publication Number Publication Date
WO2023274032A1 true WO2023274032A1 (fr) 2023-01-05

Family

ID=84690041

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/100807 WO2023274032A1 (fr) 2021-07-02 2022-06-23 Circuit d'accès au stockage, puce intégrée, dispositif électronique et procédé d'accès au stockage

Country Status (2)

Country Link
CN (1) CN115563052A (fr)
WO (1) WO2023274032A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116610630A (zh) * 2023-07-14 2023-08-18 上海芯高峰微电子有限公司 一种基于片上网络的多核系统和数据传输方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11259648A (ja) * 1998-03-10 1999-09-24 Omron Corp 画像変換装置及び方法、並びに記録媒体
US6473838B1 (en) * 2000-01-04 2002-10-29 International Business Machines Corporation Data transfer system for multiple network processors using dual DRAM storage
CN101231880A (zh) * 2007-01-26 2008-07-30 惠普开发有限公司 使用多路复用器替换存储设备的存储器模组和方法
CN102541678A (zh) * 2011-12-30 2012-07-04 中国人民解放军国防科学技术大学 多通道与非型快闪并行存储控制器
CN104111801A (zh) * 2013-04-19 2014-10-22 创惟科技股份有限公司 数据存取系统、数据存取装置及数据存取控制器
CN215341078U (zh) * 2021-07-02 2021-12-28 西安紫光国芯半导体有限公司 存储访问电路、集成芯片及电子设备

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11259648A (ja) * 1998-03-10 1999-09-24 Omron Corp 画像変換装置及び方法、並びに記録媒体
US6473838B1 (en) * 2000-01-04 2002-10-29 International Business Machines Corporation Data transfer system for multiple network processors using dual DRAM storage
CN101231880A (zh) * 2007-01-26 2008-07-30 惠普开发有限公司 使用多路复用器替换存储设备的存储器模组和方法
CN102541678A (zh) * 2011-12-30 2012-07-04 中国人民解放军国防科学技术大学 多通道与非型快闪并行存储控制器
CN104111801A (zh) * 2013-04-19 2014-10-22 创惟科技股份有限公司 数据存取系统、数据存取装置及数据存取控制器
CN215341078U (zh) * 2021-07-02 2021-12-28 西安紫光国芯半导体有限公司 存储访问电路、集成芯片及电子设备

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116610630A (zh) * 2023-07-14 2023-08-18 上海芯高峰微电子有限公司 一种基于片上网络的多核系统和数据传输方法
CN116610630B (zh) * 2023-07-14 2023-11-03 上海芯高峰微电子有限公司 一种基于片上网络的多核系统和数据传输方法

Also Published As

Publication number Publication date
CN115563052A (zh) 2023-01-03

Similar Documents

Publication Publication Date Title
US7979757B2 (en) Method and apparatus for testing high capacity/high bandwidth memory devices
US9293170B2 (en) Configurable bandwidth memory devices and methods
KR101504393B1 (ko) 다중-직렬 인터페이스 적층-다이 메모리 아키텍처
US9030894B2 (en) Hierarchical multi-bank multi-port memory organization
US20090097348A1 (en) Integrated circuit including a memory module having a plurality of memory banks
US11507301B2 (en) Memory module implementing memory centric architecture
US20240099034A1 (en) Llc chip, cache system and method for reading and writing llc chip
CN113138956A (zh) 包括地址映射表的存储器控制器、片上系统和电子设备
WO2023274032A1 (fr) Circuit d'accès au stockage, puce intégrée, dispositif électronique et procédé d'accès au stockage
US8539196B2 (en) Hierarchical organization of large memory blocks
CN215341078U (zh) 存储访问电路、集成芯片及电子设备
US11861369B2 (en) Processing-in-memory (PIM) device
CN116737617B (zh) 一种访问控制器
CN216119560U (zh) 一种llc芯片及缓存系统
TWI732523B (zh) 一種存儲器件及其製造方法
US10747693B2 (en) Semiconductor device with a time multiplexing mechanism for size efficiency
US6854041B2 (en) DRAM-based separate I/O memory solution for communication applications
US12100468B2 (en) Standalone mode
US11928039B1 (en) Data-transfer test mode
US11094368B2 (en) Memory, memory chip and memory data access method
KR20230071015A (ko) 시스템 온 칩 및 이의 동작 방법
CN114528245A (zh) 应用于便携式移动终端的多媒体芯片架构与多媒体处理系统及实现方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22831848

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 22831848

Country of ref document: EP

Kind code of ref document: A1