WO2023115653A1 - Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain et son procédé de préparation - Google Patents

Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain et son procédé de préparation Download PDF

Info

Publication number
WO2023115653A1
WO2023115653A1 PCT/CN2022/070635 CN2022070635W WO2023115653A1 WO 2023115653 A1 WO2023115653 A1 WO 2023115653A1 CN 2022070635 W CN2022070635 W CN 2022070635W WO 2023115653 A1 WO2023115653 A1 WO 2023115653A1
Authority
WO
WIPO (PCT)
Prior art keywords
ito
layer
metallic
film transistor
transparent thin
Prior art date
Application number
PCT/CN2022/070635
Other languages
English (en)
Chinese (zh)
Inventor
吴燕庆
熊雄
胡倩澜
童安宇
Original Assignee
北京超弦存储器研究院
北京大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北京超弦存储器研究院, 北京大学 filed Critical 北京超弦存储器研究院
Publication of WO2023115653A1 publication Critical patent/WO2023115653A1/fr

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain (ITO). Le transistor à couches minces entièrement transparent comprend un substrat, une couche tampon, une électrode de grille, une couche diélectrique de grille, une couche de canal et des électrodes de source et de drain, l'électrode de grille et les électrodes de source et de drain étant constituées d'ITO métallique, et la couche de canal étant constituée d'ITO semi-conducteur. Les propriétés semi-conductrices et métalliques de l'ITO peuvent être obtenues au moyen de l'ajustement de l'épaisseur de croissance et de la pression partielle d'oxygène dans la pulvérisation au magnétron. Un tel dispositif de transistor à effet de champ basé sur une électrode ITO permet d'obtenir une meilleure transmission de lumière. De plus, par rapport à d'autres dispositifs à semi-conducteur à oxyde classiques, la conception permet de réduire de manière significative l'utilisation de matériaux métalliques, ce qui permet de réduire encore la difficulté de préparation et le coût ; et en utilisant un ITO de canal semi-conducteur à mobilité élevée, le dispositif peut fournir une capacité de commande supérieure par rapport à d'autres semi-conducteurs à oxyde classiques.
PCT/CN2022/070635 2021-12-20 2022-01-07 Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain et son procédé de préparation WO2023115653A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111561524.4 2021-12-20
CN202111561524.4A CN114242785A (zh) 2021-12-20 2021-12-20 一种基于氧化铟锡的全透明薄膜晶体管及其制备方法

Publications (1)

Publication Number Publication Date
WO2023115653A1 true WO2023115653A1 (fr) 2023-06-29

Family

ID=80759259

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/070635 WO2023115653A1 (fr) 2021-12-20 2022-01-07 Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain et son procédé de préparation

Country Status (2)

Country Link
CN (1) CN114242785A (fr)
WO (1) WO2023115653A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114965642B (zh) * 2022-05-24 2023-08-01 福州大学 一种基于原子层沉积半导体沟道的凹槽型场效应晶体管生物传感器

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101183667A (zh) * 2007-12-11 2008-05-21 西安交通大学 一种ZnO基透明薄膜晶体管阵列的制备方法
KR20090065269A (ko) * 2007-12-17 2009-06-22 한국전자통신연구원 폴리머 보호막이 형성된 투명 박막 트랜지스터 및 이의제조 방법
CN101615582A (zh) * 2009-06-25 2009-12-30 浙江大学 一种合金氧化物透明薄膜晶体管的制备方法
CN102544108A (zh) * 2012-01-12 2012-07-04 北京大学 一种氧化锌薄膜晶体管的制备方法
CN103021871A (zh) * 2012-12-25 2013-04-03 青岛盛嘉信息科技有限公司 一种薄膜晶体管的制备工艺
CN103943683A (zh) * 2013-12-06 2014-07-23 山东大学(威海) 一种铟锡锌氧化物同质薄膜晶体管及其制备方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101183667A (zh) * 2007-12-11 2008-05-21 西安交通大学 一种ZnO基透明薄膜晶体管阵列的制备方法
KR20090065269A (ko) * 2007-12-17 2009-06-22 한국전자통신연구원 폴리머 보호막이 형성된 투명 박막 트랜지스터 및 이의제조 방법
CN101615582A (zh) * 2009-06-25 2009-12-30 浙江大学 一种合金氧化物透明薄膜晶体管的制备方法
CN102544108A (zh) * 2012-01-12 2012-07-04 北京大学 一种氧化锌薄膜晶体管的制备方法
CN103021871A (zh) * 2012-12-25 2013-04-03 青岛盛嘉信息科技有限公司 一种薄膜晶体管的制备工艺
CN103943683A (zh) * 2013-12-06 2014-07-23 山东大学(威海) 一种铟锡锌氧化物同质薄膜晶体管及其制备方法

Also Published As

Publication number Publication date
CN114242785A (zh) 2022-03-25

Similar Documents

Publication Publication Date Title
CN107946189B (zh) 一种薄膜晶体管及其制备方法
US7381586B2 (en) Methods for manufacturing thin film transistors that include selectively forming an active channel layer from a solution
WO2018006441A1 (fr) Transistor à couche mince, substrat réseau et procédé de fabrication associé
WO2012071878A1 (fr) Procédé de production de transistor
WO2016165185A1 (fr) Procédé de fabrication d'un substrat de tft de semi-conducteur d'oxyde à double grille et structure de substrat de tft de semi-conducteur d'oxyde à double grille
WO2016165187A1 (fr) Procédé de fabrication d'un substrat de tft de semi-conducteur d'oxyde double grille et structure de substrat de tft de semi-conducteur d'oxyde double grille
CN108023019B (zh) 一种钙钛矿光电晶体管及其制备方法
US20180212061A1 (en) Dual gate oxide thin-film transistor and manufacturing method for the same
KR102212999B1 (ko) 질소-도핑된 그래핀층을 활성층으로 포함하는 그래핀 기반의 tft
US11316049B2 (en) Thin-film transistor and manufacturing method thereof
JP2007150156A (ja) トランジスタおよびその製造方法
WO2023115654A1 (fr) Transistor à effet de champ à grille enrobante verticale en oxyde d'indium-étain et son procédé de préparation
WO2023115653A1 (fr) Transistor à couches minces entièrement transparent à base d'oxyde d'indium-étain et son procédé de préparation
CN111446288B (zh) 基于二维材料的ns叠层晶体管及其制备方法
CN111969058A (zh) 一种二硫化钼场效应晶体管及其制备方法和应用
KR102174384B1 (ko) 플라즈마 처리를 이용한 용액 공정 기반의 다층 채널 구조 izo 산화물 트랜지스터 및 그 제조 방법
JP2005072053A (ja) 有機半導体装置およびその製造方法
WO2019095408A1 (fr) Substrat de réseau, son procédé de fabrication et panneau d'affichage
WO2023241006A1 (fr) Onduleur de phase basé sur un transistor à couches minces d'oxyde d'indium, de gallium et de zinc et son procédé de préparation
US10777662B2 (en) Thin film transistor and manufacturing method thereof
CN110634958A (zh) 一种不稳定的二维材料的半导体薄膜场效应管及其制备方法
CN110534579A (zh) 一种石墨烯基异质结场效应晶体管、制备方法及其集成电路
CN111477742A (zh) 一种有机薄膜晶体管及其制备方法
TWI469224B (zh) 有機薄膜電晶體及其製造方法
CN113488559A (zh) 一种硫化钼/铌酸锂复合型光收发器件及制备方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22908999

Country of ref document: EP

Kind code of ref document: A1