WO2023071910A1 - Micro-led chip structure and manufacturing method therefor - Google Patents

Micro-led chip structure and manufacturing method therefor Download PDF

Info

Publication number
WO2023071910A1
WO2023071910A1 PCT/CN2022/126435 CN2022126435W WO2023071910A1 WO 2023071910 A1 WO2023071910 A1 WO 2023071910A1 CN 2022126435 W CN2022126435 W CN 2022126435W WO 2023071910 A1 WO2023071910 A1 WO 2023071910A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
semiconductor layer
led
reflector
doped semiconductor
Prior art date
Application number
PCT/CN2022/126435
Other languages
French (fr)
Chinese (zh)
Inventor
庄永漳
Original Assignee
镭昱光电科技(苏州)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 镭昱光电科技(苏州)有限公司 filed Critical 镭昱光电科技(苏州)有限公司
Publication of WO2023071910A1 publication Critical patent/WO2023071910A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/44Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
    • H01L33/46Reflective coating, e.g. dielectric Bragg reflector
    • H01L33/465Reflective coating, e.g. dielectric Bragg reflector with a resonant cavity structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H01L27/153Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0025Processes relating to coatings

Definitions

  • the present application relates to a Micro-LED chip structure and a manufacturing method thereof, more specifically to a Micro-LED chip structure with a resonant cavity and a manufacturing method thereof.
  • Micro LED displays have an array of tiny LEDs forming a single pixel element.
  • a pixel is a tiny illuminated area on a display screen, and many pixels can make up an image.
  • pixels can be the small discrete elements that together make up an image on a display.
  • Pixels are usually arranged in a two-dimensional (2D) matrix and represented using dots, squares, rectangles, or other shapes.
  • a pixel can be the basic unit of a display or a digital image and has geometric coordinates.
  • micro-LEDs have the physical property of large emission angles due to the random emission of photons from the luminescent material of the micro-LED.
  • the low light output does not meet the requirements, and the collimation is poor, resulting in the contrast and brightness of the displayed image will also be affected. Influence.
  • LEDs are made of direct-gap semiconductors, the spectrum of emitted light is centered within and near specific wavelengths defined by the energy gap. By increasing the temperature caused by continuous use, the band gap energy decreases and the emitted wavelength increases. This is followed by a shift of the peak wavelength to longer wavelengths (ie, towards the wavelength of red light), so this phenomenon is often referred to as redshift. Therefore, thermal stability is one of the important issues for color displays using micro LEDs.
  • micro LEDs have a relatively low external quantum efficiency compared to large LEDs.
  • the luminous efficiency is not sufficient.
  • the main purpose of the present application is to provide a Micro-LED chip structure and its manufacturing method, so as to overcome the deficiencies in the prior art.
  • the embodiment of the present application provides a Micro-LED chip structure, including:
  • a plurality of LED units arranged in an array are arranged on the first substrate,
  • the LED unit is electrically connected to the first substrate, and the LED unit includes a first reflector layer, an LED semiconductor layer and a second reflector layer, and the LED semiconductor layer is disposed on the first reflector layer between the second reflector layer;
  • the LED units have a stepped structure such that adjacent LED units can be driven independently, and the first reflector layer, the LED semiconductor layer and the second reflector layer are configured to jointly provide a resonant cavity.
  • the LED semiconductor layer includes:
  • a second doped semiconductor layer disposed on the active layer
  • the step structure is formed on the second doping type semiconductor layer, the height of the step structure is not less than the thickness of the second doping type semiconductor layer but less than or equal to the thickness of the LED semiconductor layer, the The stepped structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
  • the part of the step structure penetrates the second doped semiconductor layer at least along the thickness direction, for example, the part of the step structure penetrates the second doped semiconductor layer along the thickness direction, or, The part of the step structure penetrates the second doped semiconductor layer and the active layer along the thickness direction, or, the part of the step structure penetrates the second doped semiconductor layer and the active layer along the thickness direction. layer and extend into the first doped type semiconductor layer, or, part of the step structure penetrates the second doped type semiconductor layer, the active layer, and the first doped type semiconductor layer along the thickness direction.
  • the first reflector layer forms an ohmic contact with the first doped semiconductor layer.
  • the first doped semiconductor layer is a p-type semiconductor layer
  • the second doped semiconductor layer is an n-type semiconductor layer.
  • the LED semiconductor layer also includes:
  • a passivation layer disposed on the second doped semiconductor layer and having a first opening
  • An electrode layer is arranged on the passivation layer and covers the first opening, and the electrode layer is in electrical contact with the second doped semiconductor layer from the first opening.
  • first doped semiconductor layers of the plurality of LED units are a common first doped semiconductor layer and the first doped semiconductor layers of adjacent LED units are electrically connected.
  • the stepped structure of each LED unit is formed on the second doped semiconductor layer, and the height of the stepped structure is equal to the thickness of the LED semiconductor layer, and the stepped structure at least makes adjacent LED units
  • the active layer is electrically isolated from the first doped semiconductor layer.
  • the first substrate includes a driving circuit
  • the driving circuit has a plurality of contacts, and each contact corresponds to one LED unit, and a second opening is also provided on the passivation layer, and the second There is an etching hole exposing the contact in the opening, and the electrode layer electrically connects the second doped semiconductor layer and the contact through the first opening, the second opening and the etching hole.
  • the stepped surface of the stepped structure forms the light emitting surface of the LED semiconductor layer, and the second reflector layer at least covers the stepped surface.
  • the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer exits the LED unit from the second reflector layer.
  • the first reflector layer is a metal reflective layer or a distributed Bragg reflector.
  • the second reflector layer is a metal reflective layer or a distributed Bragg reflector.
  • the distributed Bragg reflector includes at least one TiO 2 layer and at least one SiO 2 layer stacked in sequence, or, the distributed Bragg reflector includes at least one SiO 2 layer and at least one HfO layer stacked in sequence 2 floors.
  • a bonding layer is further disposed on the first substrate, and the first reflector layer is disposed on the bonding layer.
  • the embodiment of the present application also provides a method for fabricating a Micro-LED chip structure, which includes:
  • a plurality of step structures are formed on the LED semiconductor layer, and the plurality of step structures separate the LED semiconductor layer to form a plurality of LED units arranged in an array, and the plurality of LED units can be driven independently;
  • a second reflector layer is formed on the LED semiconductor layer, the first reflector layer, the LED semiconductor layer and the second reflector layer being configured to collectively provide a resonant cavity.
  • the LED semiconductor layer includes a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially stacked on the first reflector layer, and the LED semiconductor layer
  • the manufacturing method for forming multiple stepped structures on the layer includes:
  • the step structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
  • the LED semiconductor layer includes a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially arranged on the first reflector layer, and formed on the LED semiconductor layer
  • the manufacturing method of multiple stepped structures includes:
  • the second doping type semiconductor layer, the active layer and part of the first doping type semiconductor layer located in a plurality of selected regions are removed, thereby forming a plurality of said step structures.
  • the first substrate includes a driving circuit
  • the driving circuit has a plurality of contacts, and each contact corresponds to an LED unit
  • the manufacturing method specifically includes:
  • a passivation layer on the second doped semiconductor layer processing and forming a first opening exposing the second doped semiconductor layer at a position corresponding to the step structure on the passivation layer, and The position of the contact is processed to form a second opening, and the second opening has an etching hole exposing the contact, and then an electrode layer is formed on the passivation layer, and the electrode layer is separated from the first
  • An opening is electrically connected to the second doped semiconductor layer, and is electrically connected to contacts on the first substrate from the second opening and the etching hole.
  • the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer exits the LED unit from the second reflector layer.
  • the manufacturing method further includes: forming a bonding layer on the first reflector layer and/or the first substrate, and then bonding the first reflector layer to the first substrate.
  • the Micro-LED chip structure provided by the present application can increase the light output, enhance the wavelength stability, and improve the light collimation and luminous efficiency.
  • Figure 1a is a schematic top view of a Micro-LED chip structure provided in a typical implementation case of the present application
  • FIG. 1b is a schematic top view of another Micro-LED chip structure provided in a typical implementation case of the present application.
  • Fig. 1c is a schematic diagram of a cross-sectional structure formed along B-B' in Fig. 1b;
  • Figure 1d is a schematic diagram of a cross-sectional structure formed along A-A' in Figure 1b;
  • FIGS. 2a-2i are schematic structural diagrams of the fabrication process of a Micro-LED chip structure provided in a typical implementation case of the present application.
  • the term "layer” as used herein refers to a portion of material comprising a region having a certain thickness.
  • a layer may extend across the entire underlying or superstructure, or may have an extent that is less than the extent of the underlying or superstructure.
  • a layer may be a region of a homogeneous or heterogeneous continuous structure, the thickness of which is less than that of the continuous structure.
  • a layer may be located between the top and bottom surfaces of the continuous structure or between any pair of horizontal planes therebetween. Layers may extend horizontally, vertically and/or along the tapered surface.
  • the second substrate can be one layer, can include one or more layers therein, and/or can have one or more layers thereon, above, and/or below.
  • a layer can include multiple layers.
  • a semiconductor layer may comprise one or more doped or undoped semiconductor layers, and may be of the same or different materials.
  • second substrate refers to a material onto which subsequent layers of material are added, the second substrate itself may be patterned, material added on top of the second substrate may be patterned or may remain unpatterned.
  • the second substrate can include various semiconductor materials, such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, indium phosphide, etc.
  • the second substrate can be made of a non-conductive material components such as glass, plastic or sapphire wafers.
  • the first substrate has a semiconductor device or a circuit formed therein, and the driving circuit or semiconductor device may be processed and formed according to specific requirements, which is not specifically limited here.
  • FIG. 1a-FIG. 1d is a Micro-LED chip structure of a typical implementation case of the present application.
  • the Micro-LED is intended to represent a scale of 0.1 to 100 ⁇ m. It should be understood, however, that embodiments of the present application are not necessarily so limited, and that certain aspects of the embodiments may be applicable to larger and possibly smaller scales.
  • a Micro-LED chip structure includes a first substrate 102 and a plurality of LED units 100 arranged in an array formed on the first substrate 102, and the LED units 100 can be bonded
  • the layer 104 is fixedly combined on the first substrate 102, and the LED unit 100 is also electrically connected to the contact 118 on the first substrate 102 through the electrode layer 122, and the LED unit also has a stepped structure 113, the step The structure 113 enables each LED unit 100 to be driven independently.
  • the LED unit 100 includes a first reflector layer 106, an LED semiconductor layer and a second reflector layer 110, the LED semiconductor layer is disposed on the first reflector layer 106, the The second reflector layer 110 is arranged on the LED semiconductor layer, and the second reflector layer 110 covers at least the light-emitting area of the LED semiconductor layer, and the light emitted by the LED semiconductor layer can be reflected by the first The reflector layer 106 is reflected to the second reflector layer 110 and is directional emitted from the second reflector layer 110, wherein the first reflector layer 106, the LED semiconductor layer and the second reflector layer 112 are configured to collectively provide a resonant cavity.
  • the first substrate 102 can be made of semiconductor materials such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, indium phosphide, etc. Of course, the first substrate 102 can also be Made of non-conductive materials such as glass, plastic, or sapphire wafers.
  • the first substrate 102 includes a driving circuit, and the first substrate 102 may be a CMOS backplane or a TFT glass substrate, etc., and the driving circuit is used to provide electrical signals to the LED unit 100 to control brightness.
  • the drive circuit may include an active matrix drive circuit, wherein each individual LED unit 100 corresponds to an independent driver.
  • the drive circuit may include a passive matrix drive circuit, Wherein, a plurality of LED units 100 are distributed in an array and connected to data lines and scan lines driven by a driving circuit.
  • the bonding layer 104 may be an adhesive material layer formed on the first substrate 102 to bond the first substrate 102 and the first reflector layer 106.
  • the bonding layer The material of 104 can be a conductive material, such as metal or metal alloy, for example, the material of the bonding layer can be Au, Sn, In, Cu or Ti, etc., and is not limited thereto.
  • the material of the bonding layer 104 can also be a non-conductive material, such as polyimide (PI), polydimethylsiloxane (PDMS), etc., and is not limited thereto.
  • PI polyimide
  • PDMS polydimethylsiloxane
  • the material of the bonding layer 104 may also be photoresist, such as SU-8 photoresist, etc., and is not limited thereto.
  • the material of the bonding layer 104 can also be hydrogen silsesquioxane (HSQ) or divinylsiloxane-bis-benzocyclobutene (DVS-BCB), etc., and does not limited to this.
  • HSQ hydrogen silsesquioxane
  • DVD-BCB divinylsiloxane-bis-benzocyclobutene
  • the first reflector layer 106 is disposed on the bonding layer 104
  • the bonding layer 104 is disposed on the first substrate 102
  • the LED semiconductor layer is connected to the first substrate via the electrode layer 122.
  • Contacts 118 on 102 are electrically connected.
  • the first reflector layer 106 is formed on the bonding layer 104, and the first reflector layer 106 may be a reflective p-type ohmic contact layer or a metal reflective layer or a distributed Bragg reflector, etc.
  • the first reflector layer 106 can provide current conduction from the LED semiconductor layer to the bonding layer 104, and the first reflector layer 106 can also be used as a metal mirror to reflect light emitted by the LED semiconductor layer to the second reflector layer 110.
  • the first reflector layer 106 can also be a metal or metal alloy layer with high reflectivity, such as silver, aluminum, gold and alloys thereof, and is not limited thereto. It should be understood that the description of materials for the first reflector layer 106 is exemplary only and not limiting, and that other materials are also contemplated, all of which are within the scope of the present application.
  • the LED semiconductor layer includes a first doped semiconductor layer 112, an active layer 114, and a second doped semiconductor layer 116 sequentially disposed on the first reflector layer 106, wherein the The first doping type semiconductor layer 112 is of the first doping type, and the second doping type semiconductor layer 116 is of the second doping type.
  • the active layer 114 is disposed between the first doped semiconductor layer 112 and the second doped semiconductor layer 116 and provides light.
  • the active layer 114 is a layer that recombines holes and electrons respectively supplied from the first doped type semiconductor layer 112 and the second doped type semiconductor layer 116 and outputs light of a specific wavelength, and may have a single A quantum well structure or a multiple quantum well (MQW) structure, and well layers and barrier layers are alternately stacked.
  • MQW multiple quantum well
  • the stepped structure 113 is formed on the second doped semiconductor layer 116, and the height of the stepped structure is not less than the thickness of the second doped semiconductor layer 116 and is less than or equal to the thickness of the second doped semiconductor layer 116.
  • the thickness of the LED semiconductor layer, the step structure 113 at least isolates the second doped type semiconductor layer 116 of the adjacent LED unit from each other, that is, the part of the step structure penetrates and isolates the second doped type semiconductor layer along the thickness direction. semiconductor layer 116 .
  • the material of the first doped semiconductor layer 112 and the second doped semiconductor layer 116 can be II-VI material (such as ZnSe or ZnO) or III-V nitride material (such as GaN, AlN, InN, InGaN, GaP, AlInGaP, AlGaAs and their alloys) form one or more layers.
  • II-VI material such as ZnSe or ZnO
  • III-V nitride material such as GaN, AlN, InN, InGaN, GaP, AlInGaP, AlGaAs and their alloys
  • the first doped semiconductor layer 112 may be a p-type semiconductor layer extending across multiple LED units 100 and forming the common anode of these LED units 100, in this embodiment, extending across the LED units (that is, the part located between the two LED units) the first doped semiconductor layer 112 can be relatively thin; in this embodiment, the thickness of the first doped semiconductor layer 112 is 0.05 ⁇ m-1 ⁇ m, Preferably it is 0.05 ⁇ m-0.7 ⁇ m, especially preferably 0.05 ⁇ m-0.5 ⁇ m.
  • the bonding area between the first substrate 102 and the plurality of LED units 100 is not limited to the second doped semiconductor layer.
  • the area below layer 116 also extends to the area between the individual LED units.
  • the first doped semiconductor layer 112 may be p-type GaN, and in this embodiment, the first doped semiconductor layer 112 may be formed by doping magnesium (Mg) in GaN, In some other implementation cases, the first doped semiconductor layer 112 may also be p-type InGaN or p-type AlInGaP or the like.
  • each LED unit 100 has an anode and a cathode connected to a driving circuit, for example, the driving circuit is formed in the first substrate 102 (the driving circuit is not explicitly shown in the figure), for example, each LED unit 100 each have an anode connected to a constant voltage source and a cathode connected to a source/drain of a driving circuit; in other words, by forming a continuous first doped semiconductor layer 112 across each LED unit 100, a plurality of LEDs
  • the unit 100 may have a common anode formed of the first doped type semiconductor layer 112 .
  • the second doped semiconductor layer 116 may be an n-type semiconductor layer and forms a cathode of the LED unit 110 .
  • the second doped semiconductor layer 116 may be n-type GaN, n-type InGaN, n-type AlInGaP or the like.
  • the second doped semiconductor layer 116 of different LED units 100 is electrically isolated, so that each LED unit 100 can have a cathode with a different voltage level from the other LED units, as disclosed in the embodiment As a result, a plurality of individually operable LED units 100 are formed, the first doped semiconductor layer 112 extending horizontally across adjacent LED units, and the second doped semiconductor layer 116 extending between adjacent LED units. electrical isolation between them.
  • the active layer (that is, the MQW layer) 114 is the active region of the LED semiconductor layer.
  • the LED semiconductor layer (the first doped semiconductor layer 112, the MQW layer 114 and the second doped semiconductor layer 116) have a thickness of 0.4 ⁇ m-4 ⁇ m, preferably 0.5 ⁇ m-3 ⁇ m.
  • a stepped structure 113 is formed on the second doped semiconductor layer 116, that is, a part of the stepped structure penetrates and isolates the second doped semiconductor layer 116 along the thickness direction, and the stepped structure
  • the stepped surface of the LED semiconductor layer is used as the light-emitting area of the LED semiconductor layer.
  • a passivation layer 120 is formed on at least a part of the second doped semiconductor layer 116 and the first doped semiconductor layer 112 , and the passivation layer 120 can be used to protect and isolate the LED unit 100 .
  • the material of the passivation layer 120 can be SiO 2 , Al 2 O 3 , SiN or other suitable materials, etc.
  • the material of the passivation layer 120 can also be poly imide, SU-8 photoresist or other photopatternable polymers, etc.
  • the electrode layer 122 is formed on a part of the passivation layer 120, and the electrode layer 122 passes through the first opening on the passivation layer 120 121 is electrically connected to the second doped semiconductor layer 116 .
  • the material of the electrode layer 122 can be a transparent conductive material, such as indium tin oxide (ITO) or zinc oxide (ZnO), or the material of the electrode layer 122 can be Cr, Ti, Conductive materials such as Pt, Au, Al, Cu, Ge or Ni.
  • ITO indium tin oxide
  • ZnO zinc oxide
  • the material of the electrode layer 122 can be Cr, Ti
  • Conductive materials such as Pt, Au, Al, Cu, Ge or Ni.
  • the first substrate 102 has a drive circuit formed therein for driving the LED units 100 , the contacts 118 of the drive circuit are exposed between adjacent LED units 100 , and the contacts 118 pass through the electrode layer 122 It is electrically connected to the second doped semiconductor layer 116 ; it can be understood that the electrical connection between the second doped semiconductor layer 116 and the contact 118 of the driving circuit is completed by the electrode layer 122 .
  • the passivation layer 120 is also provided with a second opening, the second opening has an etching hole exposing the contact, the electrode layer 122 passes through the first opening, the second The opening and the etching hole electrically connect the second doped semiconductor layer 116 with the contact 118 .
  • the first opening 121 is arranged in the central area of each LED unit 100 as far as possible, the shape of the first opening 121 can be circular or square, etc., of course, The first opening 121 can also be other regular or irregular patterns; the second opening is set at the gap between adjacent LED units 100, and the shape of the second opening can be set according to specific needs, which is not mentioned here. It is limited in this implementation case.
  • the second doped semiconductor layer 116 forms the cathode of each LED unit 100 , so the contact 118 connects from the driving circuit to the second doped semiconductor layer 116 through the electrode layer 122 A driving voltage is provided to the cathode of each LED unit 116 .
  • each LED unit 100 includes a p-n diode formed by the first doped semiconductor layer 112, the second doped semiconductor layer 116 and the multiple quantum well 110, and the passivation layer 120 is formed on the p-n diode , and the electrode layer 122 is formed on the passivation layer 120 .
  • the second reflector layer 110 is formed on the LED semiconductor layer.
  • the second reflector layer 110 may be a distributed Bragg reflector (DBR).
  • the second reflector Layer 110 may include multiple pairs of TiO 2 /SiO 2 layers or multiple pairs of SiO 2 /HfO 2 layers, for example, the second reflector layer 110 may include 3-10 pairs of TiO 2 /SiO 2 layers or 3-10 pairs SiO 2 /HfO 2 layer, it should be noted that each LED unit 100 includes a second reflector layer 110, of course, in this embodiment, multiple LED units 100 include a second reflector layer 110, namely The second reflector layer 110 serves as a common second reflector layer and is correspondingly matched with a plurality of LED semiconductor layers.
  • DBR distributed Bragg reflector
  • the reflectivity of the first reflector layer 106 is greater than the reflectivity of the second reflector layer 110, as a result of the disclosed embodiment, the first reflector layer 106, LED semiconductor layer and The second reflector layer 110 together provides a resonant cavity, and the light emitted by the LED semiconductor layer is directionally emitted from the second reflector layer 110 .
  • the Micro-LED chip structure provided by this application can obtain a relatively small half-power angle of about 27° to 30°. Since the resonant cavity effect can increase the directivity of light waves of the LED unit 100, extraction efficiency is improved. Extraction efficiency may also be referred to as optical efficiency. When photons are generated within the LED unit 100, they must escape from the crystal in order to produce the luminous effect; the extraction efficiency is the fraction of photons that escape from the LED unit 100 generated in the active area. Since the directivity of light waves of the LED unit 100 is improved by using the resonant cavity, photons escaped from the second reflector layer 110 of the LED unit 100 are increased and light extraction efficiency is improved.
  • the optical characteristics of the Micro-LED chip structure provided by the present application can have a narrower resonance wavelength peak.
  • the full width at half maximum (FWHM) of the LED unit 100 is significantly smaller than that of conventional LEDs.
  • LEDs are characterized by pure and saturated emission colors with a narrow bandwidth, and a light source with a narrower FWHM will result in a wider color gamut, with a smaller FWHM, the spectral purity of the LED unit 100 with a resonant cavity is improved.
  • the Micro-LED chip structure provided by this application passes through the resonant cavity, and the light emitted downward or sideways by the LED semiconductor layer can be reflected by the first reflector layer 106, and the stepped structure can confine the current in the aperture area and provide excellent Optical limitations. As a result, the light emitted by the semiconductor layer of the LED exits directionally from the second reflector layer 110 .
  • the disclosed embodiments have excellent directivity of emitted light, stable peak wavelength, spectral purity, and high external quantum efficiency. That is, the Micro-LED chip structure provided by the present application can increase the light output, enhance the wavelength stability, and improve the light output collimation and luminous efficiency.
  • a method for fabricating a Micro-LED chip structure provided by the embodiment of the present application may include the following steps:
  • the second doped semiconductor layer 116, the active layer 114, and the first doped semiconductor layer 112 are sequentially formed on the second substrate 130.
  • the second doped semiconductor layer 116 , the active layer 114, and the first doped semiconductor layer 112 form the LED semiconductor layer; and, providing the first substrate 102,
  • the material of the second substrate 130 can be non-conductive material such as glass, plastic or sapphire wafer
  • the first substrate 102 can be made of such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, phosphide Indium and other semiconductor materials are made and formed.
  • the first substrate 102 can also be made of non-conductive materials such as glass, plastic or sapphire wafer.
  • the first substrate 102 includes a driving circuit, and the first substrate 102 A plurality of contacts 118 are also provided.
  • the first substrate 102 may be a CMOS backplane or a TFT glass substrate, and the driving circuit is used to provide electrical signals to the LED unit 100 to control brightness;
  • the drive circuit may include an active matrix drive circuit, wherein each individual LED unit 100 is equivalent to an independent driver, and in this embodiment, the drive circuit may include a passive matrix drive circuit, Wherein, a plurality of LED units 100 are distributed in an array and connected to data lines and scan lines driven by a driving circuit;
  • processes such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), plasma enhanced CVD (PECVD), plasma enhanced ALD (PEALD) can be used to form the first The second doped semiconductor layer 116, the active layer 114, and the first doped semiconductor layer 112; in this embodiment, the materials of the first doped semiconductor layer 112 and the second doped semiconductor layer 116 can be II-VI material (such as ZnSe or ZnO) or III-V nitride material (such as GaN, AlN, InN, InGaN, GaP, AlInGaP, AlGaAs and alloys thereof), the first doped semiconductor layer 112 can be used as The p-type semiconductor layer of the anode, in this embodiment, the thickness of the first doped semiconductor layer 112 is 0.05 ⁇ m-1 ⁇ m, preferably 0.05 ⁇ m-0.7 ⁇ m, especially preferably 0.05 ⁇ m-0.5 ⁇ m; In an
  • the first doped semiconductor layer 112 can also be p-type InGaN, p-type AlInGaP, etc.; in this embodiment, the second doped semiconductor layer 116 may be an n-type semiconductor layer, and the second doped semiconductor layer 116 serves as the cathode of each LED unit 110 .
  • the second doped semiconductor layer 116 can be n-type GaN, n-type InGaN, n-type AlInGaP, etc.; in this embodiment, the active layer (ie MQW layer) 114 is an LED The active region of the semiconductor layer.
  • the thickness of the LED semiconductor layer is 0.4 ⁇ m-4 ⁇ m, preferably 0.5 ⁇ m-3 ⁇ m;
  • the first reflector layer 106 is formed on the heterogeneous semiconductor layer 112; in this embodiment, the first reflector layer 106 can be a reflective p-type ohmic contact layer or a metal reflective layer or a distributed Bragg reflector, etc., the The first reflector layer 106 can provide current conduction from the LED semiconductor layer to the bonding layer 104, and the first reflector layer 106 can also be used as a metal mirror to reflect light emitted by the LED semiconductor layer to the second LED semiconductor layer.
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • ALD atomic layer deposition
  • PECVD plasma enhanced CVD
  • PEALD plasma enhanced ALD
  • the second reflector layer 110 for example, the first reflector layer 106 can also be a metal or metal alloy layer with high reflectivity, such as silver, aluminum, gold and alloys thereof, and is not limited thereto. It should be understood that the description of the materials for the first reflector layer 106 is exemplary only and not limiting, and that other materials are also contemplated, all of which are within the scope of this application;
  • a bonding layer 104 is formed on the first doped semiconductor layer 112 and/or the first substrate 102, and the first substrate 102 is connected to the first doped semiconductor layer through the bonding layer 104.
  • Layer 112 is bonded, wherein, the bonding layer 104 may be an adhesive material layer formed on the first substrate 102 to bond the first substrate 102 and the LED unit 100, in this embodiment, the bonding layer 104
  • the material can be a conductive material, such as metal or metal alloy, etc.
  • the material of the bonding layer can be Au, Sn, In, Cu or Ti, etc.
  • the material of the bonding layer 104 can also be a non-conductive material, such as polyimide (PI), polydimethylsiloxane (PDMS), etc.
  • the material of the bonding layer 104 can also be photoresist, such as SU-8 photoresist, etc.
  • the material of the bonding layer 104 can also be hydrogen silsesquioxane (HSQ) or divinylsiloxane-bis-benzocyclobutene (DVS-BCB), etc.; It should be understood that the description of the material of the bonding layer 104 is only exemplary, rather than limiting, and those skilled in the art can make changes according to requirements, and all these changes are within the scope of the present application ;
  • the second substrate 130 is removed, and the method of removing the second substrate 130 can be achieved by direct peeling or other methods known to those skilled in the art; of course, after removing the second substrate 130, it is also possible Perform a thinning operation on the second doped semiconductor layer 116 to remove a part of the second doped semiconductor layer 116; in some implementations, the thinning operation may include dry etching or wet etching, in some implementations In the mode, the thinning operation may include chemical mechanical polishing (CMP) operation, etc.;
  • CMP chemical mechanical polishing
  • the second doped semiconductor layer 116 and the active layer 114 located in the first region can be removed by means of etching, etc., and the first doped semiconductor layer 112 is exposed, thereby forming a stepped structure 113, the height of the step structure 113 is not less than the thickness of the second doped semiconductor layer 116 and less than or equal to the thickness of the LED semiconductor layer, and the step structure 113 at least makes the second doping of the adjacent LED unit Type semiconductor layers 116 are isolated from each other, wherein the step surface of the step structure 113 serves as the light emitting region of the LED semiconductor layer;
  • the part of the stepped structure 113 penetrates the second doped semiconductor layer 116 at least along the thickness direction, for example, the part of the stepped structure 113 penetrates the second doped semiconductor layer along the thickness direction 116, so as to realize the isolation of the second doped semiconductor layer 116; or, the part of the stepped structure 113 penetrates the second doped semiconductor layer 116 and the active layer 114 along the thickness direction, wherein the first The doped semiconductor layer 112 may span multiple epitaxial structure units along the horizontal direction.
  • the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.3 ⁇ m and about 5 ⁇ m, and in some other implementations In this way, the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.4 ⁇ m and about 4 ⁇ m, and in some alternative embodiments , the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.5 ⁇ m and about 3 ⁇ m;
  • the etching hole can be continuously formed by means of etching etc., the etching hole removes the first doped semiconductor layer 112 and the first reflector layer 106 located in the etching hole area, and exposes the first substrate located on the first substrate.
  • a passivation layer 120 is formed on the surface of the formed device epitaxial structure unit, and a first opening 121 is formed on the passivation layer 120 corresponding to the position of the step structure, and the second doping type
  • the semiconductor layer 116 is exposed from the first opening 121, and a second opening is formed on the passivation layer 120 at a position corresponding to the contact, and the contact is exposed at the second opening.
  • 118 etching holes of course, in some other specific implementation cases, a passivation layer can also be directly formed in a selected area of the device epitaxial structure, and no passivation layer is provided in the area corresponding to the step structure and the contact;
  • the material of the passivation layer 120 can be SiO 2 , Al 2 O 3 , SiN or other suitable materials, etc.
  • the passivation layer 120 can also include polyimide, SU-8 photo Resists or other photopatternable polymers, etc.;
  • the etching process or other processes may be used to form the etching hole.
  • the purpose of the etching hole is to etch the first doped semiconductor layer 112. and the first reflector layer 106 , and expose the contacts 118 on the first substrate 102 .
  • a transparent electrode layer 122 is formed on the passivation layer 120 on the surface of the epitaxial structural unit of the device, and the transparent electrode layer 122 is formed from the first opening, the first opening, the etching hole and the second doped hole respectively.
  • the contact 118 on the heterogeneous semiconductor layer 116 and the first substrate 102 is electrically connected, and the driving circuit on the first substrate 102 can control the voltage and current of the second doped semiconductor layer 116 through the transparent electrode layer 122;
  • the transparent electrode layer 122 is electrically isolated from the structural layers except the second doped semiconductor layer 116 through a passivation layer;
  • the electrode layer 122 is formed on a part of the passivation layer 120, and the electrode layer 122 is electrically connected to the second doped semiconductor layer 116 through the first opening 121 on the passivation layer 120.
  • the material of the electrode layer 122 may be conductive materials such as indium tin oxide (ITO), Cr, Ti, Pt, Au, Al, Cu, Ge or Ni;
  • a second reflector layer 110 is formed on the passivation layer 120 and the transparent electrode layer 122, and the second reflector layer 110 at least covers the light-emitting region of the LED semiconductor layer (ie, the steps of the stepped structure surface), the second reflector layer 110, the LED semiconductor layer and the first reflector layer 106 are configured to jointly provide a resonant cavity;
  • the second reflector layer 110 is formed on the LED semiconductor layer, and the second reflector layer 110 may be a distributed Bragg reflector (DBR) or a metal reflective layer.
  • the second reflector layer 110 may include multiple pairs of TiO 2 /SiO 2 layers or multiple pairs of SiO 2 /HfO 2 layers, for example, the second reflector layer 110 may include 3-10 pairs of TiO 2 /SiO 2 layers or 3-10 pairs of SiO 2 /HfO 2 layers, it should be noted that each LED unit 100 includes a second reflector layer 110, of course, in some specific implementation cases, multiple LED units 100 include a second reflector layer 110
  • the reflector layer 110 that is, the second reflector layer 110 is used as a common second reflector layer, and is matched with multiple LED semiconductor layers.
  • the reflectivity of the first reflector layer 106 is greater than that of the second reflector layer.
  • the reflectivity of the second reflector layer 110 as a result of the disclosed embodiment, the first reflector layer 106, the LED semiconductor layer and the second reflector layer 110 together provide a resonant cavity from which light emitted by the LED semiconductor layer The second reflector layer 110 exits the LED semiconductor layer.
  • the disclosed embodiments have excellent luminescence directivity, stable peak wavelength, spectral purity, and high external quantum efficiency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Led Devices (AREA)

Abstract

Disclosed are a Micro-LED chip structure and a manufacturing method therefor. The Micro-LED chip structure comprises a first substrate, and a plurality of LED units arranged in an array and provided on the first substrate; the LED units are electrically connected to the first substrate, each LED unit comprises a first reflector layer, an LED semiconductor layer, and a second reflector layer, and the LED semiconductor layer is provided between the first reflector layer and the second reflector layer; each LED unit has a step structure such that adjacent LED units can be driven independently, and the first reflector layer, the LED semiconductor layer, and the second reflector layer are configured to jointly provide a resonant cavity. According to the Micro-LED chip structure provided by the present application, the light emitting amount can be increased, the wavelength stability is enhanced, and the light emitting collimation and the light emitting efficiency are improved.

Description

Micro-LED芯片结构及其制作方法Micro-LED chip structure and its manufacturing method
本申请基于并要求于2021年11月1日递交的申请号为202111285592.2、发明名称为“Micro-LED芯片结构及其制作方法”的中国专利申请的优先权。This application is based on and claims the priority of the Chinese patent application with the application number 202111285592.2 and the title of the invention "Micro-LED chip structure and its manufacturing method" submitted on November 1, 2021.
技术领域technical field
本申请涉及一种Micro-LED芯片结构及其制作方法,更具体的涉及一种具有谐振腔的Micro-LED芯片结构及其制作方法。The present application relates to a Micro-LED chip structure and a manufacturing method thereof, more specifically to a Micro-LED chip structure with a resonant cavity and a manufacturing method thereof.
背景技术Background technique
具有微型尺寸LED的显示器被称为微型LED(micro-LEDs)。微型LED显示器具有形成单个像素元件的微型LED阵列。像素可以是显示屏上的微小照明区域,可以由许多像素构成图像。换句话说,像素可以是小的离散元素,它们一起构成显示器上的图像。像素通常以二维(2D)矩阵排列,并使用点、正方形、矩形或其他形状表示。像素可以是显示器或数字图像的基本单元,并具有几何坐标。Displays with tiny sized LEDs are called micro-LEDs. Micro LED displays have an array of tiny LEDs forming a single pixel element. A pixel is a tiny illuminated area on a display screen, and many pixels can make up an image. In other words, pixels can be the small discrete elements that together make up an image on a display. Pixels are usually arranged in a two-dimensional (2D) matrix and represented using dots, squares, rectangles, or other shapes. A pixel can be the basic unit of a display or a digital image and has geometric coordinates.
由于微型LED的发光材料的随机发射光子,常规的微型LED具有大发射角的物理特性。当将微型LED用于需要准直发光的各种应用中时,例如虚拟/增强现实眼镜或投影仪,出光量低不满足要求,且准直性差,导致显示图像的对比度、亮度也将受到影响。Conventional micro-LEDs have the physical property of large emission angles due to the random emission of photons from the luminescent material of the micro-LED. When micro-LEDs are used in various applications that require collimated light, such as virtual/augmented reality glasses or projectors, the low light output does not meet the requirements, and the collimation is poor, resulting in the contrast and brightness of the displayed image will also be affected. Influence.
常规微型LED的另一缺点是所谓的红移以及波长稳定性差。由于LED由直接能隙半导体制成,因此就发射光的光谱而言,它集中在由能隙定义的特定波长之内和附近。通过由连续使用引起的温度升高,带隙能量减少,发射的波长增大。之后是峰值波长向更长的波长移动(即,朝着红光的波长方向移动),因此这种现象通常被称为红移。因此,热稳定性是使用微型LED的彩色显示器的重要问题之一。Another disadvantage of conventional micro-LEDs is the so-called red shift and poor wavelength stability. Since LEDs are made of direct-gap semiconductors, the spectrum of emitted light is centered within and near specific wavelengths defined by the energy gap. By increasing the temperature caused by continuous use, the band gap energy decreases and the emitted wavelength increases. This is followed by a shift of the peak wavelength to longer wavelengths (ie, towards the wavelength of red light), so this phenomenon is often referred to as redshift. Therefore, thermal stability is one of the important issues for color displays using micro LEDs.
常规微型LED的另一缺点是发光效率低。与大型LED相比,微型LED的外部量子效率相对较低。当将微型LED应用于电池供电的消费电子产品(例如智能眼镜)时,发光效率不足以满足要求。Another disadvantage of conventional micro LEDs is their low luminous efficiency. Micro LEDs have a relatively low external quantum efficiency compared to large LEDs. When micro-LEDs are applied to battery-powered consumer electronics, such as smart glasses, the luminous efficiency is not sufficient.
申请内容application content
本申请的主要目的在于提供一种Micro-LED芯片结构及其制作方法,以克服现有技术中的不足。The main purpose of the present application is to provide a Micro-LED chip structure and its manufacturing method, so as to overcome the deficiencies in the prior art.
为实现前述申请目的,本申请采用的技术方案包括:In order to achieve the foregoing application purpose, the technical solutions adopted in this application include:
本申请实施例提供了一种Micro-LED芯片结构,包括:The embodiment of the present application provides a Micro-LED chip structure, including:
第一基板,first substrate,
多个阵列排布的LED单元,设置在所述第一基板上,A plurality of LED units arranged in an array are arranged on the first substrate,
所述LED单元与所述第一基板电连接,并且,所述LED单元包括第一反射器层、LED半导体层和第二反射器层,所述LED半导体层设置于所述第一反射器层与第二反射器层之间;The LED unit is electrically connected to the first substrate, and the LED unit includes a first reflector layer, an LED semiconductor layer and a second reflector layer, and the LED semiconductor layer is disposed on the first reflector layer between the second reflector layer;
所述LED单元具有台阶结构,使得相邻的LED单元能够独立的被驱动,并且所述第一反射器层、所述LED半导体层和所述第二反射器层被配置成共同提供谐振腔。The LED units have a stepped structure such that adjacent LED units can be driven independently, and the first reflector layer, the LED semiconductor layer and the second reflector layer are configured to jointly provide a resonant cavity.
进一步的,所述LED半导体层包括:Further, the LED semiconductor layer includes:
第一掺杂型半导体层,设置在所述第一反射器层上;a first doped semiconductor layer disposed on the first reflector layer;
有源层,设置在所述第一掺杂型半导体层上;an active layer disposed on the first doped semiconductor layer;
第二掺杂型半导体层,设置在所述有源层上;a second doped semiconductor layer disposed on the active layer;
所述第二掺杂型半导体层上形成所述的台阶结构,所述台阶结构的高度不小于所述第二掺杂型半导体层的厚度而小于或等于所述LED半导体层的厚度,所述台阶结构至少使相邻LED单元的第二掺杂型半导体层相互隔离。The step structure is formed on the second doping type semiconductor layer, the height of the step structure is not less than the thickness of the second doping type semiconductor layer but less than or equal to the thickness of the LED semiconductor layer, the The stepped structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
可以理解的,所述台阶结构的部分至少是沿厚度方向贯穿所述第二掺杂型半导体层,例如,所述台阶结构的部分沿厚度方向贯穿所述第二掺杂型半导体层,或者,所述台阶结构的部分沿厚度方向贯穿所述第二掺杂型半导体层和有源层,亦或者是,所述台阶结构的部分沿厚度 方向贯穿所述第二掺杂型半导体层和有源层并延伸至第一掺杂型半导体层内,又或者是,所述台阶结构的部分沿厚度方向贯穿所述第二掺杂型半导体层、有源层、第一掺杂型半导体层。It can be understood that the part of the step structure penetrates the second doped semiconductor layer at least along the thickness direction, for example, the part of the step structure penetrates the second doped semiconductor layer along the thickness direction, or, The part of the step structure penetrates the second doped semiconductor layer and the active layer along the thickness direction, or, the part of the step structure penetrates the second doped semiconductor layer and the active layer along the thickness direction. layer and extend into the first doped type semiconductor layer, or, part of the step structure penetrates the second doped type semiconductor layer, the active layer, and the first doped type semiconductor layer along the thickness direction.
进一步的,所述第一反射器层与第一掺杂型半导体层形成欧姆接触。Further, the first reflector layer forms an ohmic contact with the first doped semiconductor layer.
进一步的,所述第一掺杂型半导体层为p型半导体层,所述第二掺杂型半导体层为n型半导体层。Further, the first doped semiconductor layer is a p-type semiconductor layer, and the second doped semiconductor layer is an n-type semiconductor layer.
进一步的,所述LED半导体层还包括:Further, the LED semiconductor layer also includes:
钝化层,设置在所述第二掺杂型半导体层上并具有第一开口;以及a passivation layer disposed on the second doped semiconductor layer and having a first opening; and
电极层,设置在所述钝化层上并覆盖所述第一开口,所述电极层自所述第一开口处与所述第二掺杂型半导体层电性接触。An electrode layer is arranged on the passivation layer and covers the first opening, and the electrode layer is in electrical contact with the second doped semiconductor layer from the first opening.
进一步的,多个LED单元的第一掺杂型半导体层为公共第一掺杂型半导体层且相邻LED单元的第一掺杂型半导体层电连接。Further, the first doped semiconductor layers of the plurality of LED units are a common first doped semiconductor layer and the first doped semiconductor layers of adjacent LED units are electrically connected.
进一步的,每一LED单元的台阶结构形成于所述第二掺杂型半导体层上,且所述台阶结构的高度等于所述LED半导体层的厚度,所述台阶结构至少还使相邻LED单元的有源层和第一掺杂型半导体层电隔离。Further, the stepped structure of each LED unit is formed on the second doped semiconductor layer, and the height of the stepped structure is equal to the thickness of the LED semiconductor layer, and the stepped structure at least makes adjacent LED units The active layer is electrically isolated from the first doped semiconductor layer.
进一步的,所述第一基板包含驱动电路,所述驱动电路具有多个触点,每个触点对应一个LED单元,以及,所述钝化层上还设置有第二开口,所述第二开口内具有暴露所述触点的蚀刻孔,所述电极层通过所述第一开口、第二开口及蚀刻孔将所述第二掺杂型半导体层和所述触点电连接。Further, the first substrate includes a driving circuit, the driving circuit has a plurality of contacts, and each contact corresponds to one LED unit, and a second opening is also provided on the passivation layer, and the second There is an etching hole exposing the contact in the opening, and the electrode layer electrically connects the second doped semiconductor layer and the contact through the first opening, the second opening and the etching hole.
进一步的,所述台阶结构的台阶面形成所述LED半导体层的发光面,所述第二反射器层至少覆盖所述台阶面。Further, the stepped surface of the stepped structure forms the light emitting surface of the LED semiconductor layer, and the second reflector layer at least covers the stepped surface.
进一步的,所述第一反射器层的反射率大于所述第二反射器层的反射率,所述LED半导体层发出的光从所述第二反射器层射出所述LED单元。Further, the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer exits the LED unit from the second reflector layer.
进一步的,所述第一反射器层为金属反射层或分布式布拉格反射器。Further, the first reflector layer is a metal reflective layer or a distributed Bragg reflector.
进一步的,所述第二反射器层为金属反射层或分布式布拉格反射器。Further, the second reflector layer is a metal reflective layer or a distributed Bragg reflector.
进一步的,所述分布式布拉格反射器包括依次叠设的至少一TiO 2层和至少一SiO 2层,或者,所述分布式布拉格反射器包括依次叠设的至少一SiO 2层和至少一HfO 2层。 Further, the distributed Bragg reflector includes at least one TiO 2 layer and at least one SiO 2 layer stacked in sequence, or, the distributed Bragg reflector includes at least one SiO 2 layer and at least one HfO layer stacked in sequence 2 floors.
进一步的,所述第一基板上还设置有键合层,所述第一反射器层设置在所述键合层上。Further, a bonding layer is further disposed on the first substrate, and the first reflector layer is disposed on the bonding layer.
本申请实施例还提供了一种Micro-LED芯片结构的制作方法,其包括:The embodiment of the present application also provides a method for fabricating a Micro-LED chip structure, which includes:
提供第二基板,在第二基板上依次形成LED半导体层和第一反射器层,providing a second substrate, and sequentially forming an LED semiconductor layer and a first reflector layer on the second substrate,
提供第一基板,将第一反射器层与第一基板键合,并除去所述第二基板,以暴露所述LED半导体层;providing a first substrate, bonding a first reflector layer to the first substrate, and removing the second substrate to expose the LED semiconductor layer;
在所述LED半导体层上形成多个台阶结构,多个所述台阶结构将所述LED半导体层分隔形成多个阵列排布的LED单元,且该多个LED单元能够独立的被驱动;A plurality of step structures are formed on the LED semiconductor layer, and the plurality of step structures separate the LED semiconductor layer to form a plurality of LED units arranged in an array, and the plurality of LED units can be driven independently;
在所述LED半导体层上形成第二反射器层,所述第一反射器层、所述LED半导体层和所述第二反射器层被配置成共同提供谐振腔。A second reflector layer is formed on the LED semiconductor layer, the first reflector layer, the LED semiconductor layer and the second reflector layer being configured to collectively provide a resonant cavity.
进一步的,所述LED半导体层包括依次叠层设置在所述第一反射器层上的第一掺杂型半导体层、有源层、第二掺杂型半导体层,并且,在所述LED半导体层上形成多个台阶结构的制作方法包括:Further, the LED semiconductor layer includes a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially stacked on the first reflector layer, and the LED semiconductor layer The manufacturing method for forming multiple stepped structures on the layer includes:
除去位于多个选定区域的第二掺杂型半导体层,从而上形成多个所述台阶结构,其中,所述台阶结构的高度不小于所述第二掺杂型半导体层的厚度而小于或等于所述LED半导体层的厚度,所述台阶结构至少使相邻LED单元的第二掺杂型半导体层相互隔离。removing the second doped type semiconductor layer located in a plurality of selected regions, thereby forming a plurality of said step structures, wherein the height of said step structure is not less than the thickness of said second doped type semiconductor layer but less than or Equal to the thickness of the LED semiconductor layer, the step structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
进一步的,所述LED半导体层包括依次设置在所述第一反射器层上的第一掺杂型半导体层、有源层、第二掺杂型半导体层,并且在所述LED半导体层上形成多个台阶结构的制作方法包括:Further, the LED semiconductor layer includes a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially arranged on the first reflector layer, and formed on the LED semiconductor layer The manufacturing method of multiple stepped structures includes:
除去位于多个选定区域的第二掺杂型半导体层、有源层以及部分第一掺杂型半导体层,从而形成多个所述台阶结构。The second doping type semiconductor layer, the active layer and part of the first doping type semiconductor layer located in a plurality of selected regions are removed, thereby forming a plurality of said step structures.
进一步的,所述第一基板包含驱动电路,所述驱动电路具有多个触点,每个触点对应一个LED单元,所述的制作方法具体包括:Further, the first substrate includes a driving circuit, the driving circuit has a plurality of contacts, and each contact corresponds to an LED unit, and the manufacturing method specifically includes:
在所述第二掺杂型半导体层上形成钝化层,并在所述钝化层上对应所述台阶结构的位置加工形成暴露所述第二掺杂型半导体层的第一开口以及在对应所述触点的位置加工形成第二开口,所述第二开口处具有暴露所述触点的蚀刻孔,之后在所述钝化层上形成电极层,并使所述 电极层自所述第一开口处与所述第二掺杂型半导体层电连接,自所述第二开口及所述蚀刻孔处与第一基板上的触点电连接。forming a passivation layer on the second doped semiconductor layer, processing and forming a first opening exposing the second doped semiconductor layer at a position corresponding to the step structure on the passivation layer, and The position of the contact is processed to form a second opening, and the second opening has an etching hole exposing the contact, and then an electrode layer is formed on the passivation layer, and the electrode layer is separated from the first An opening is electrically connected to the second doped semiconductor layer, and is electrically connected to contacts on the first substrate from the second opening and the etching hole.
进一步的,所述第一反射器层的反射率大于所述第二反射器层的反射率,所述LED半导体层发出的光从所述第二反射器层射出所述LED单元。Further, the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer exits the LED unit from the second reflector layer.
进一步的,所述的制作方法还包括:在所述第一反射器层和/或所述第一基板上形成键合层,然后将所述第一反射器层与第一基板键合。Further, the manufacturing method further includes: forming a bonding layer on the first reflector layer and/or the first substrate, and then bonding the first reflector layer to the first substrate.
与现有技术相比,本申请提供的一种Micro-LED芯片结构可以提升出光量、增强波长稳定性,并提高出光准直性和发光效率。Compared with the prior art, the Micro-LED chip structure provided by the present application can increase the light output, enhance the wavelength stability, and improve the light collimation and luminous efficiency.
附图说明Description of drawings
图1a是本申请一典型实施案例中提供的一种Micro-LED芯片结构的俯视结构示意图;Figure 1a is a schematic top view of a Micro-LED chip structure provided in a typical implementation case of the present application;
图1b是本申请一典型实施案例中提供的又一种Micro-LED芯片结构的俯视结构示意图;Figure 1b is a schematic top view of another Micro-LED chip structure provided in a typical implementation case of the present application;
图1c是图1b中沿B-B’形成的剖面结构示意图;Fig. 1c is a schematic diagram of a cross-sectional structure formed along B-B' in Fig. 1b;
图1d是图1b中沿A-A’形成的剖面结构示意图;Figure 1d is a schematic diagram of a cross-sectional structure formed along A-A' in Figure 1b;
图2a-图2i是本申请一典型实施案例中提供的一种Micro-LED芯片结构的制作流程结构示意图。2a-2i are schematic structural diagrams of the fabrication process of a Micro-LED chip structure provided in a typical implementation case of the present application.
具体实施方式Detailed ways
鉴于现有技术中的不足,本案申请人经长期研究和大量实践,得以提出本申请的技术方案。如下将结合附图以及具体实施案例对该技术方案、其实施过程及原理等作进一步的解释说明。In view of the deficiencies in the prior art, the applicant of this case was able to propose the technical solution of this application after long-term research and extensive practice. The technical solution, its implementation process and principle will be further explained in conjunction with the accompanying drawings and specific implementation cases as follows.
本文中所使用的术语“层”是指包括具有一定厚度的区域的材料部分。层可以在整个下层或上层结构上延伸,或者可以具有小于下层或上层结构的范围的程度。此外,层可以是均质或不均质连续结构的区域,其厚度小于连续结构的厚度。例如,层可以位于连续结构的顶表面和底表面之间或在其之间的任何一对水平平面之间。层可以水平地、垂直地和/或沿着锥形表面延伸。第二基板可以是一层,可以在其中包括一个或多个层,和/或可以在其上、之上和/或之下 具有一个或多个层。一层可以包括多层。例如,半导体层可以包括一个或多个掺杂或未掺杂的半导体层,并且可以具有相同或不同的材料。The term "layer" as used herein refers to a portion of material comprising a region having a certain thickness. A layer may extend across the entire underlying or superstructure, or may have an extent that is less than the extent of the underlying or superstructure. Furthermore, a layer may be a region of a homogeneous or heterogeneous continuous structure, the thickness of which is less than that of the continuous structure. For example, a layer may be located between the top and bottom surfaces of the continuous structure or between any pair of horizontal planes therebetween. Layers may extend horizontally, vertically and/or along the tapered surface. The second substrate can be one layer, can include one or more layers therein, and/or can have one or more layers thereon, above, and/or below. A layer can include multiple layers. For example, a semiconductor layer may comprise one or more doped or undoped semiconductor layers, and may be of the same or different materials.
本文中使用的术语“第二基板”是指在其上添加后续材料层的材料,第二基板本身可以被图案化,添加到第二基板顶部的材料可以被图案化或可以保持未图案化。此外,第二基板可以包括各种各样的半导体材料,诸如硅、碳化硅、氮化镓、锗、砷化镓、磷化铟等,可替选地,第二基板可以由非导电材料制成,诸如玻璃、塑料或蓝宝石晶片。所述的第一基板具有在其中形成的半导体装置或电路,该驱动电路或者半导体装置可以是根据具体需求加工形成的,在此不对其做具体的限定。The term "second substrate" as used herein refers to a material onto which subsequent layers of material are added, the second substrate itself may be patterned, material added on top of the second substrate may be patterned or may remain unpatterned. In addition, the second substrate can include various semiconductor materials, such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, indium phosphide, etc. Alternatively, the second substrate can be made of a non-conductive material components such as glass, plastic or sapphire wafers. The first substrate has a semiconductor device or a circuit formed therein, and the driving circuit or semiconductor device may be processed and formed according to specific requirements, which is not specifically limited here.
请参阅图1a-图1d,为本申请一典型实施案例的Micro-LED芯片结构,Micro-LED旨在表示0.1至100μm的规模。然而,应明白,本申请的实施方式不一定限于此,并且实施方式的某些方面可以适用于更大的以及可能更小的尺寸规模。Please refer to FIG. 1a-FIG. 1d, which is a Micro-LED chip structure of a typical implementation case of the present application. The Micro-LED is intended to represent a scale of 0.1 to 100 μm. It should be understood, however, that embodiments of the present application are not necessarily so limited, and that certain aspects of the embodiments may be applicable to larger and possibly smaller scales.
于本实施案例中,一种Micro-LED芯片结构,其包括第一基板102以及形成在所述第一基板102上的多个阵列排布的LED单元100,所述LED单元100可以通过键合层104固定结合在第一基板102上,所述LED单元100还经电极层122与所述第一基板102上的触点118电连接,并且,所述LED单元还具有台阶结构113,该台阶结构113使得每一个LED单元100能够独立的被驱动。In this embodiment, a Micro-LED chip structure includes a first substrate 102 and a plurality of LED units 100 arranged in an array formed on the first substrate 102, and the LED units 100 can be bonded The layer 104 is fixedly combined on the first substrate 102, and the LED unit 100 is also electrically connected to the contact 118 on the first substrate 102 through the electrode layer 122, and the LED unit also has a stepped structure 113, the step The structure 113 enables each LED unit 100 to be driven independently.
以其中一个LED单元100为例,所述LED单元100包括第一反射器层106、LED半导体层以及第二反射器层110,所述LED半导体层设置在第一反射器层106上,所述第二反射器层110设置在所述LED半导体层上,且所述第二反射器层110至少覆盖所述LED半导体层的发光区域,所述LED半导体层发出的光能够经所述第一反射器层106反射至第二反射器层110,并且由所述第二反射器层110定向射出,其中,所述第一反射器层106、所述LED半导体层和所述第二反射器层112被配置成共同提供谐振腔。Taking one of the LED units 100 as an example, the LED unit 100 includes a first reflector layer 106, an LED semiconductor layer and a second reflector layer 110, the LED semiconductor layer is disposed on the first reflector layer 106, the The second reflector layer 110 is arranged on the LED semiconductor layer, and the second reflector layer 110 covers at least the light-emitting area of the LED semiconductor layer, and the light emitted by the LED semiconductor layer can be reflected by the first The reflector layer 106 is reflected to the second reflector layer 110 and is directional emitted from the second reflector layer 110, wherein the first reflector layer 106, the LED semiconductor layer and the second reflector layer 112 are configured to collectively provide a resonant cavity.
于本实施案例中,所述第一基板102可以是由诸如硅、碳化硅、氮化镓、锗、砷化镓、磷化铟等半导体材料制作形成,当然,所述第一基板102也可以由诸如玻璃、塑料或蓝宝石晶片等非导电材料制成。于本实施案例中,所述第一基板102包含驱动电路,并且所述第一基板 102可以是CMOS背板或TFT玻璃基板等,所述驱动电路用于将电信号提供给LED单元100以控制亮度。In this embodiment, the first substrate 102 can be made of semiconductor materials such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, indium phosphide, etc. Of course, the first substrate 102 can also be Made of non-conductive materials such as glass, plastic, or sapphire wafers. In this embodiment, the first substrate 102 includes a driving circuit, and the first substrate 102 may be a CMOS backplane or a TFT glass substrate, etc., and the driving circuit is used to provide electrical signals to the LED unit 100 to control brightness.
于本实施案例中,所述驱动电路可以包括有源矩阵驱动电路,其中,每个单独的LED单元100都相应于独立的驱动器,于本实施案例中,驱动电路可以包括无源矩阵驱动电路,其中,多个LED单元100呈阵列分布并且连接到由驱动电路驱动的数据线和扫描线。In this embodiment, the drive circuit may include an active matrix drive circuit, wherein each individual LED unit 100 corresponds to an independent driver. In this embodiment, the drive circuit may include a passive matrix drive circuit, Wherein, a plurality of LED units 100 are distributed in an array and connected to data lines and scan lines driven by a driving circuit.
于本实施案例中,所述键合层104可以是形成在第一基板102上以键合第一基板102和第一反射器层106的粘合材料层,于本实施案例中,键合层104的材质可以是导电材料,诸如金属或金属合金等,例如,所述键合层的材质可以是Au、Sn、In、Cu或Ti等,且不限于此。In this embodiment, the bonding layer 104 may be an adhesive material layer formed on the first substrate 102 to bond the first substrate 102 and the first reflector layer 106. In this embodiment, the bonding layer The material of 104 can be a conductive material, such as metal or metal alloy, for example, the material of the bonding layer can be Au, Sn, In, Cu or Ti, etc., and is not limited thereto.
于本实施案例中,所述键合层104的材质还可以是非导电材料,诸如聚酰亚胺(PI)、聚二甲基硅氧烷(PDMS)等,且不限于此。In this embodiment, the material of the bonding layer 104 can also be a non-conductive material, such as polyimide (PI), polydimethylsiloxane (PDMS), etc., and is not limited thereto.
于本实施案例中,所述键合层104的材质还可以是光刻胶等,诸如SU-8光刻胶等,且不限于此。In this embodiment, the material of the bonding layer 104 may also be photoresist, such as SU-8 photoresist, etc., and is not limited thereto.
于本实施案例中,所述键合层104的材质还可以是氢倍半硅氧烷(HSQ)或二乙烯基硅氧烷-双-苯并环丁烯(DVS-BCB)等,且不限于此。In this embodiment, the material of the bonding layer 104 can also be hydrogen silsesquioxane (HSQ) or divinylsiloxane-bis-benzocyclobutene (DVS-BCB), etc., and does not limited to this.
应理解,对键合层104材质的描述仅是示例性的,而不是限制性的,本领域技术人员可以根据要求进行改变,所有这些改变都在本申请的范围内。It should be understood that the description of the material of the bonding layer 104 is only exemplary rather than limiting, and those skilled in the art may make changes according to requirements, and all these changes are within the scope of the present application.
于本实施案例中,所述第一反射器层106设置在键合层104上,所述键合层104设置在第一基板102上,所述LED半导体层经电极层122与位于第一基板102上的触点118电连接。In this embodiment, the first reflector layer 106 is disposed on the bonding layer 104, the bonding layer 104 is disposed on the first substrate 102, and the LED semiconductor layer is connected to the first substrate via the electrode layer 122. Contacts 118 on 102 are electrically connected.
于本实施案例中,所述第一反射器层106形成在键合层104上,所述第一反射器层106可以是反射p型欧姆接触层或金属反射层或分布式布拉格反射器等,所述第一反射器层106可以提供从LED半导体层到键合层104的电流传导,以及,所述第一反射器层106还可以用作金属反射镜,以将由LED半导体层发出的光反射到第二反射器层110。In this embodiment, the first reflector layer 106 is formed on the bonding layer 104, and the first reflector layer 106 may be a reflective p-type ohmic contact layer or a metal reflective layer or a distributed Bragg reflector, etc., The first reflector layer 106 can provide current conduction from the LED semiconductor layer to the bonding layer 104, and the first reflector layer 106 can also be used as a metal mirror to reflect light emitted by the LED semiconductor layer to the second reflector layer 110.
所述第一反射器层106还可以是具有高反射率的金属或金属合金层,例如银、铝、金及其合金等,且不限于此。应理解,对第一反射器层106的材料的描述仅是示例性的而不是限制性的,并且还考虑其他材料,所有这些材料均在本申请的范围内。The first reflector layer 106 can also be a metal or metal alloy layer with high reflectivity, such as silver, aluminum, gold and alloys thereof, and is not limited thereto. It should be understood that the description of materials for the first reflector layer 106 is exemplary only and not limiting, and that other materials are also contemplated, all of which are within the scope of the present application.
于本实施案例中,所述LED半导体层包括依次设置在所述第一反射器层106上第一掺杂型半导体层112、有源层114和第二掺杂型半导体层116,其中,所述第一掺杂型半导体层112为第一掺杂类型,所述第二掺杂型半导体层116为第二掺杂类型。In this embodiment, the LED semiconductor layer includes a first doped semiconductor layer 112, an active layer 114, and a second doped semiconductor layer 116 sequentially disposed on the first reflector layer 106, wherein the The first doping type semiconductor layer 112 is of the first doping type, and the second doping type semiconductor layer 116 is of the second doping type.
于本实施案例中,所述有源层114被布置在第一掺杂型半导体层112与第二掺杂型半导体层116之间并提供光。有源层114是将从第一掺杂型半导体层112以及第二掺杂型半导体层116分别提供的空穴和电子重新结合并且输出特定波长的光的层,并且该有源层可以具有单量子阱结构或多量子阱(MQW)结构以及阱层和势垒层交替层叠。In this embodiment, the active layer 114 is disposed between the first doped semiconductor layer 112 and the second doped semiconductor layer 116 and provides light. The active layer 114 is a layer that recombines holes and electrons respectively supplied from the first doped type semiconductor layer 112 and the second doped type semiconductor layer 116 and outputs light of a specific wavelength, and may have a single A quantum well structure or a multiple quantum well (MQW) structure, and well layers and barrier layers are alternately stacked.
于本实施案例中,所述第二掺杂型半导体层116上形成所述的台阶结构113,所述台阶结构的高度不小于所述第二掺杂型半导体层116的厚度且小于或等于所述LED半导体层的厚度,所述台阶结构113至少使相邻LED单元的第二掺杂型半导体层116相互隔离,即所述台阶结构的部分沿厚度方向贯穿并隔离所述第二掺杂型半导体层116。In this embodiment, the stepped structure 113 is formed on the second doped semiconductor layer 116, and the height of the stepped structure is not less than the thickness of the second doped semiconductor layer 116 and is less than or equal to the thickness of the second doped semiconductor layer 116. The thickness of the LED semiconductor layer, the step structure 113 at least isolates the second doped type semiconductor layer 116 of the adjacent LED unit from each other, that is, the part of the step structure penetrates and isolates the second doped type semiconductor layer along the thickness direction. semiconductor layer 116 .
于本实施案例中,所述第一掺杂型半导体层112和第二掺杂型半导体层116的材质可以是II-VI材料(诸如ZnSe或ZnO)或III-V氮化物材料(诸如GaN、AlN、InN、InGaN、GaP、AlInGaP、AlGaAs及其合金)形成的一个或多个层。In this embodiment, the material of the first doped semiconductor layer 112 and the second doped semiconductor layer 116 can be II-VI material (such as ZnSe or ZnO) or III-V nitride material (such as GaN, AlN, InN, InGaN, GaP, AlInGaP, AlGaAs and their alloys) form one or more layers.
于本实施案例中,所述第一掺杂型半导体层112可以是跨多个LED单元100延伸并形成这些LED单元100的公共阳极的p型半导体层,于本实施案例中,跨LED单元延伸(即位于两个LED单元之间的部分)的第一掺杂型半导体层112可以相对的薄;于本实施案例中,所述第一掺杂型半导体层112的厚度为0.05μm-1μm,优选为0.05μm-0.7μm,尤其优选为0.05μm-0.5μm。In this embodiment, the first doped semiconductor layer 112 may be a p-type semiconductor layer extending across multiple LED units 100 and forming the common anode of these LED units 100, in this embodiment, extending across the LED units (that is, the part located between the two LED units) the first doped semiconductor layer 112 can be relatively thin; in this embodiment, the thickness of the first doped semiconductor layer 112 is 0.05 μm-1 μm, Preferably it is 0.05 μm-0.7 μm, especially preferably 0.05 μm-0.5 μm.
于本实施案例中,通过在各个LED单元上的具有连续的第一掺杂型半导体层,所述第一基板102与多个LED单元100之间的键合区域不仅限于第二掺杂型半导体层116下方的区域,还延伸至各个LED单元之间的区域。In this embodiment, by having a continuous first doped semiconductor layer on each LED unit, the bonding area between the first substrate 102 and the plurality of LED units 100 is not limited to the second doped semiconductor layer. The area below layer 116 also extends to the area between the individual LED units.
于本实施案例中,所述第一掺杂型半导体层112可以是p型GaN,于本实施案例中,可以通过在GaN中掺杂镁(Mg)来形成第一掺杂型半导体层112,在另一些实施案例中,第一掺杂型半导体层112还可以是p型InGaN或p型AlInGaP等。In this embodiment, the first doped semiconductor layer 112 may be p-type GaN, and in this embodiment, the first doped semiconductor layer 112 may be formed by doping magnesium (Mg) in GaN, In some other implementation cases, the first doped semiconductor layer 112 may also be p-type InGaN or p-type AlInGaP or the like.
于本实施案例中,每个LED单元100都具有连接到驱动电路的阳极和阴极,例如,驱动电路形成在第一基板102中(图中未明确示出驱动电路),例如,每个LED单元100都具有连接到恒压源的阳极并且具有连接到驱动电路的源极/漏极的阴极;换句话说,通过跨各个LED单元100形成连续的第一掺杂型半导体层112,多个LED单元100可以具有由第一掺杂型半导体层112形成的公共阳极。In this embodiment, each LED unit 100 has an anode and a cathode connected to a driving circuit, for example, the driving circuit is formed in the first substrate 102 (the driving circuit is not explicitly shown in the figure), for example, each LED unit 100 each have an anode connected to a constant voltage source and a cathode connected to a source/drain of a driving circuit; in other words, by forming a continuous first doped semiconductor layer 112 across each LED unit 100, a plurality of LEDs The unit 100 may have a common anode formed of the first doped type semiconductor layer 112 .
于本实施案例中,所述第二掺杂型半导体层116可以是n型半导体层并且形成LED单元110的阴极。In this embodiment, the second doped semiconductor layer 116 may be an n-type semiconductor layer and forms a cathode of the LED unit 110 .
于本实施案例中,所述第二掺杂型半导体层116可以是n型GaN、n型InGaN、n型AlInGaP等。In this embodiment, the second doped semiconductor layer 116 may be n-type GaN, n-type InGaN, n-type AlInGaP or the like.
于本实施案例中,不同LED单元100的第二掺杂型半导体层116被电隔离,因而每个LED单元100都可以具有与其他LED单元不同的电压电平的阴极,作为所公开的实施方式的结果,形成多个可单独工作的LED单元100,其第一掺杂型半导体层112跨相邻的LED单元水平地延伸,并且其第二掺杂型半导体层116在相邻的LED单元之间电隔离。In this embodiment, the second doped semiconductor layer 116 of different LED units 100 is electrically isolated, so that each LED unit 100 can have a cathode with a different voltage level from the other LED units, as disclosed in the embodiment As a result, a plurality of individually operable LED units 100 are formed, the first doped semiconductor layer 112 extending horizontally across adjacent LED units, and the second doped semiconductor layer 116 extending between adjacent LED units. electrical isolation between them.
于本实施案例中,所述有源层(即MQW层)114是LED半导体层的有源区,于本实施案例中,所述LED半导体层(第一掺杂型半导体层112、MQW层114和第二掺杂型半导体层116)的厚度为0.4μm-4μm,优选为0.5μm-3μm。In this embodiment, the active layer (that is, the MQW layer) 114 is the active region of the LED semiconductor layer. In this embodiment, the LED semiconductor layer (the first doped semiconductor layer 112, the MQW layer 114 and the second doped semiconductor layer 116) have a thickness of 0.4 μm-4 μm, preferably 0.5 μm-3 μm.
于本实施案例中,所述第二掺杂型半导体层116上形成台阶结构113,即所述台阶结构的部分沿厚度方向贯穿并隔离所述第二掺杂型半导体层116,所述台阶结构的台阶面作为所述LED半导体层的发光区域。In this embodiment, a stepped structure 113 is formed on the second doped semiconductor layer 116, that is, a part of the stepped structure penetrates and isolates the second doped semiconductor layer 116 along the thickness direction, and the stepped structure The stepped surface of the LED semiconductor layer is used as the light-emitting area of the LED semiconductor layer.
于本实施案例中,至少在第二掺杂型半导体层116和第一掺杂型半导体层112的一部分上形成钝化层120,所述钝化层120可以用于保护和隔离LED单元100。In this embodiment, a passivation layer 120 is formed on at least a part of the second doped semiconductor layer 116 and the first doped semiconductor layer 112 , and the passivation layer 120 can be used to protect and isolate the LED unit 100 .
于本实施案例中,所述钝化层120的材质可以是SiO 2、Al 2O 3、SiN或其他合适的材料等,于本实施案例中,所述钝化层120的材质还可以是聚酰亚胺、SU-8光刻胶或其他可光图案化的聚合物等,所述电极层122形成在钝化层120的一部分上,并且电极层122通过钝化层120上的第一开口121与第二掺杂型半导体层116电连接。 In this embodiment, the material of the passivation layer 120 can be SiO 2 , Al 2 O 3 , SiN or other suitable materials, etc. In this embodiment, the material of the passivation layer 120 can also be poly imide, SU-8 photoresist or other photopatternable polymers, etc., the electrode layer 122 is formed on a part of the passivation layer 120, and the electrode layer 122 passes through the first opening on the passivation layer 120 121 is electrically connected to the second doped semiconductor layer 116 .
于本实施案例中,所述电极层122的材质可以为透明导电材料,诸如铟锡氧化物(ITO)或氧化锌(ZnO)等,或者,所述电极层122的材质可以为Cr、Ti、Pt、Au、Al、Cu、Ge或Ni等导电材料。In this embodiment, the material of the electrode layer 122 can be a transparent conductive material, such as indium tin oxide (ITO) or zinc oxide (ZnO), or the material of the electrode layer 122 can be Cr, Ti, Conductive materials such as Pt, Au, Al, Cu, Ge or Ni.
于本实施案例中,所述第一基板102具有形成在其中并用于驱动LED单元100的驱动电路,驱动电路的触点118暴露在相邻LED单元100之间,并且触点118通过电极层122与第二掺杂型半导体层116电连接;可以理解为,所述第二掺杂型半导体层116和驱动电路的触点118的电连接由电极层122完成。In this embodiment, the first substrate 102 has a drive circuit formed therein for driving the LED units 100 , the contacts 118 of the drive circuit are exposed between adjacent LED units 100 , and the contacts 118 pass through the electrode layer 122 It is electrically connected to the second doped semiconductor layer 116 ; it can be understood that the electrical connection between the second doped semiconductor layer 116 and the contact 118 of the driving circuit is completed by the electrode layer 122 .
于本实施案例中,所述钝化层120上还开设有第二开口,所述第二开口内具有暴露所述触点的蚀刻孔,所述电极层122通过所述第一开口、第二开口及蚀刻孔将所述第二掺杂型半导体层116和所述触点118电连接。In this embodiment, the passivation layer 120 is also provided with a second opening, the second opening has an etching hole exposing the contact, the electrode layer 122 passes through the first opening, the second The opening and the etching hole electrically connect the second doped semiconductor layer 116 with the contact 118 .
于本实施案例中,请参阅图1a和图1b,第一开口121尽可能的设置在每个LED单元100的中心区域,所述第一开口121的形状可以是圆形或正方形等,当然,第一开口121也可以是其他规则或不规则的图形;所述第二开口设置在相邻LED单元100之间的间隙处,第二开口的形状可以是根据具体需要进行设定,在此不做于本实施案例中限定。In this embodiment, please refer to FIG. 1a and FIG. 1b, the first opening 121 is arranged in the central area of each LED unit 100 as far as possible, the shape of the first opening 121 can be circular or square, etc., of course, The first opening 121 can also be other regular or irregular patterns; the second opening is set at the gap between adjacent LED units 100, and the shape of the second opening can be set according to specific needs, which is not mentioned here. It is limited in this implementation case.
于本实施案例中,如前所述,所述第二掺杂型半导体层116形成每个LED单元100的阴极,因此触点118通过电极层122从驱动电路向第二掺杂型半导体层116提供对每个LED单元116的阴极的驱动电压。In this embodiment, as mentioned above, the second doped semiconductor layer 116 forms the cathode of each LED unit 100 , so the contact 118 connects from the driving circuit to the second doped semiconductor layer 116 through the electrode layer 122 A driving voltage is provided to the cathode of each LED unit 116 .
于本实施案例中,每个LED单元100包括由第一掺杂型半导体层112和第二掺杂型半导体层116以及多量子阱110形成的p-n二极管,所述钝化层120形成在p-n二极管上,并且电极层122形成在钝化层120上。In this embodiment, each LED unit 100 includes a p-n diode formed by the first doped semiconductor layer 112, the second doped semiconductor layer 116 and the multiple quantum well 110, and the passivation layer 120 is formed on the p-n diode , and the electrode layer 122 is formed on the passivation layer 120 .
于本实施案例中,所述第二反射器层110形成在LED半导体层上,所述第二反射器层110可以是分布式布拉格反射器(DBR),于本实施案例中,第二反射器层110可以包括多对TiO 2/SiO 2层或多对SiO 2/HfO 2层,例如,所述第二反射器层110可以包括3-10对的TiO 2/SiO 2层或3-10对的SiO 2/HfO 2层,需要说明的是,每一LED单元100包含一个第二反射器层110,当然,于本实施案例中,多个LED单元100包含一第二反射器层110,即第二反射器层110作为公共的第二反射器层,并与多个LED半导体层相对应配合。 In this embodiment, the second reflector layer 110 is formed on the LED semiconductor layer. The second reflector layer 110 may be a distributed Bragg reflector (DBR). In this embodiment, the second reflector Layer 110 may include multiple pairs of TiO 2 /SiO 2 layers or multiple pairs of SiO 2 /HfO 2 layers, for example, the second reflector layer 110 may include 3-10 pairs of TiO 2 /SiO 2 layers or 3-10 pairs SiO 2 /HfO 2 layer, it should be noted that each LED unit 100 includes a second reflector layer 110, of course, in this embodiment, multiple LED units 100 include a second reflector layer 110, namely The second reflector layer 110 serves as a common second reflector layer and is correspondingly matched with a plurality of LED semiconductor layers.
于本实施案例中,所述第一反射器层106的反射率大于第二反射器层110的反射率,作为所公开的实施方式的结果,所述第一反射器层106、LED半导体层和第二反射器层110共同提供谐振腔,LED半导体层发出的光从第二反射器层110定向射出。In this embodiment, the reflectivity of the first reflector layer 106 is greater than the reflectivity of the second reflector layer 110, as a result of the disclosed embodiment, the first reflector layer 106, LED semiconductor layer and The second reflector layer 110 together provides a resonant cavity, and the light emitted by the LED semiconductor layer is directionally emitted from the second reflector layer 110 .
于本实施案例中,本申请提供的Micro-LED芯片结构可以获得大约27°至30°的较小的半功率角。因为谐振腔效应可以增加LED单元100的光波的方向性,所以提高了提取效率。提取效率也可以称为光学效率。当在LED单元100内产生光子时,它们必须从晶体中逸出以便产生发光效果;提取效率是在有源区域中产生的,从LED单元100中逸出的光子所占的比例。由于通过使用谐振腔改善了LED单元100的光波的方向性,因此增加了从LED单元100的第二反射器层110逸出的光子,并且提高了光提取效率。In this embodiment, the Micro-LED chip structure provided by this application can obtain a relatively small half-power angle of about 27° to 30°. Since the resonant cavity effect can increase the directivity of light waves of the LED unit 100, extraction efficiency is improved. Extraction efficiency may also be referred to as optical efficiency. When photons are generated within the LED unit 100, they must escape from the crystal in order to produce the luminous effect; the extraction efficiency is the fraction of photons that escape from the LED unit 100 generated in the active area. Since the directivity of light waves of the LED unit 100 is improved by using the resonant cavity, photons escaped from the second reflector layer 110 of the LED unit 100 are increased and light extraction efficiency is improved.
本申请提供的Micro-LED芯片结构的光学特性可以具有更窄的谐振波长峰。换句话说,LED单元100的半高全宽(FWHM)明显小于常规LED的FWHM。LED的特征在于具有窄带宽的纯色和饱和发射色,并且具有更窄FWHM的光源将引起更宽的色域,通过较小的FWHM,具有谐振腔的LED单元100的光谱纯度得以提高。The optical characteristics of the Micro-LED chip structure provided by the present application can have a narrower resonance wavelength peak. In other words, the full width at half maximum (FWHM) of the LED unit 100 is significantly smaller than that of conventional LEDs. LEDs are characterized by pure and saturated emission colors with a narrow bandwidth, and a light source with a narrower FWHM will result in a wider color gamut, with a smaller FWHM, the spectral purity of the LED unit 100 with a resonant cavity is improved.
本申请提供的Micro-LED芯片结构通过谐振腔,由LED半导体层向下或向侧面发出的光可以被第一反射器层106反射,并且台阶结构可以将电流限制在光圈区域内并提供优异的光学限制。结果,由LED半导体层发出的光从第二反射器层110定向地出射。因此,所公开的实施方式具有所发出的光的优异方向性,稳定的峰值波长,光谱纯度以及高外部量子效率。即,本申请提供的一种Micro-LED芯片结构可以提升出光量、增强波长稳定性,并提高出光准直性和发光效率。The Micro-LED chip structure provided by this application passes through the resonant cavity, and the light emitted downward or sideways by the LED semiconductor layer can be reflected by the first reflector layer 106, and the stepped structure can confine the current in the aperture area and provide excellent Optical limitations. As a result, the light emitted by the semiconductor layer of the LED exits directionally from the second reflector layer 110 . Thus, the disclosed embodiments have excellent directivity of emitted light, stable peak wavelength, spectral purity, and high external quantum efficiency. That is, the Micro-LED chip structure provided by the present application can increase the light output, enhance the wavelength stability, and improve the light output collimation and luminous efficiency.
请参阅图2a-图2i,本申请实施例提供的一种Micro-LED芯片结构的制作方法,可以包括如下步骤:Please refer to Figure 2a-Figure 2i, a method for fabricating a Micro-LED chip structure provided by the embodiment of the present application may include the following steps:
1)请参阅图2a,在第二基板130上依次形成设置的第二掺杂型半导体层116、有源层114、第一掺杂型半导体层112,所述第二掺杂型半导体层116、有源层114、第一掺杂型半导体层112形成LED半导体层;以及,提供第一基板102,1) Referring to FIG. 2a, the second doped semiconductor layer 116, the active layer 114, and the first doped semiconductor layer 112 are sequentially formed on the second substrate 130. The second doped semiconductor layer 116 , the active layer 114, and the first doped semiconductor layer 112 form the LED semiconductor layer; and, providing the first substrate 102,
其中,所述第二基板130的材质可以是玻璃、塑料或蓝宝石晶片等非导电材料,所述第一基板102可以是由诸如硅、碳化硅、氮化镓、锗、砷化镓、磷化铟等半导体材料制作形成,当 然,所述第一基板102也可以由诸如玻璃、塑料或蓝宝石晶片等非导电材料制成,所述第一基板102包含驱动电路,且所述第一基板102上还设置有多个触点118,于本实施案例中,所述第一基板102可以是CMOS背板或TFT玻璃基板等,所述驱动电路用于将电信号提供给LED单元100以控制亮度;于本实施案例中,所述驱动电路可以包括有源矩阵驱动电路,其中,每个单独的LED单元100都相当于独立的驱动器,于本实施案例中,驱动电路可以包括无源矩阵驱动电路,其中,多个LED单元100呈阵列分布并且连接到由驱动电路驱动的数据线和扫描线;Wherein, the material of the second substrate 130 can be non-conductive material such as glass, plastic or sapphire wafer, and the first substrate 102 can be made of such as silicon, silicon carbide, gallium nitride, germanium, gallium arsenide, phosphide Indium and other semiconductor materials are made and formed. Of course, the first substrate 102 can also be made of non-conductive materials such as glass, plastic or sapphire wafer. The first substrate 102 includes a driving circuit, and the first substrate 102 A plurality of contacts 118 are also provided. In this embodiment, the first substrate 102 may be a CMOS backplane or a TFT glass substrate, and the driving circuit is used to provide electrical signals to the LED unit 100 to control brightness; In this embodiment, the drive circuit may include an active matrix drive circuit, wherein each individual LED unit 100 is equivalent to an independent driver, and in this embodiment, the drive circuit may include a passive matrix drive circuit, Wherein, a plurality of LED units 100 are distributed in an array and connected to data lines and scan lines driven by a driving circuit;
在一些具体实施方式中,可以使用化学气相沉积(CVD)、物理气相沉积(PVD)、原子层沉积(ALD)、等离子体增强CVD(PECVD)、等离子体增强ALD(PEALD)等工艺在形成第二掺杂半导体层116、有源层114、第一掺杂型半导体层112;于本实施案例中,所述第一掺杂型半导体层112和第二掺杂型半导体层116的材质可以是II-VI材料(诸如ZnSe或ZnO)或III-V氮化物材料(诸如GaN、AlN、InN、InGaN、GaP、AlInGaP、AlGaAs及其合金),所述第一掺杂型半导体层112可以是作为阳极的p型半导体层,于本实施案例中,所述第一掺杂型半导体层112的厚度为0.05μm-1μm,优选为0.05μm-0.7μm,尤其优选为0.05μm-0.5μm;于本实施案例中,可以通过在GaN中掺杂镁(Mg)来形成第一掺杂型半导体层112,在另一些实施案例中,第一掺杂型半导体层112还可以是p型InGaN、p型AlInGaP等;于本实施案例中,所述第二掺杂型半导体层116可以是n型半导体层,并且所述第二掺杂型半导体层116作为每个LED单元110的阴极。于本实施案例中,所述第二掺杂型半导体层116可以是n型GaN、n型InGaN、n型AlInGaP等;于本实施案例中,所述有源层(即MQW层)114是LED半导体层的有源区,于本实施案例中,所述LED半导体层(第一掺杂型半导体层112、MQW层114和第二掺杂型半导体层116)的厚度为0.4μm-4μm,优选为0.5μm-3μm;In some specific embodiments, processes such as chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), plasma enhanced CVD (PECVD), plasma enhanced ALD (PEALD) can be used to form the first The second doped semiconductor layer 116, the active layer 114, and the first doped semiconductor layer 112; in this embodiment, the materials of the first doped semiconductor layer 112 and the second doped semiconductor layer 116 can be II-VI material (such as ZnSe or ZnO) or III-V nitride material (such as GaN, AlN, InN, InGaN, GaP, AlInGaP, AlGaAs and alloys thereof), the first doped semiconductor layer 112 can be used as The p-type semiconductor layer of the anode, in this embodiment, the thickness of the first doped semiconductor layer 112 is 0.05 μm-1 μm, preferably 0.05 μm-0.7 μm, especially preferably 0.05 μm-0.5 μm; In an embodiment, the first doped semiconductor layer 112 can be formed by doping magnesium (Mg) in GaN. In other embodiments, the first doped semiconductor layer 112 can also be p-type InGaN, p-type AlInGaP, etc.; in this embodiment, the second doped semiconductor layer 116 may be an n-type semiconductor layer, and the second doped semiconductor layer 116 serves as the cathode of each LED unit 110 . In this embodiment, the second doped semiconductor layer 116 can be n-type GaN, n-type InGaN, n-type AlInGaP, etc.; in this embodiment, the active layer (ie MQW layer) 114 is an LED The active region of the semiconductor layer. In this embodiment, the thickness of the LED semiconductor layer (the first doped semiconductor layer 112, the MQW layer 114 and the second doped semiconductor layer 116) is 0.4 μm-4 μm, preferably 0.5μm-3μm;
2)请参阅图2b,采用化学气相沉积(CVD)、物理气相沉积(PVD)、原子层沉积(ALD)、等离子体增强CVD(PECVD)、等离子体增强ALD(PEALD)等工艺在第一掺杂型半导体层112上形成第一反射器层106;于本实施案例中,所述第一反射器层106可以是反射p型欧姆接触层或金属反射层或分布式布拉格反射器等,所述第一反射器层106可以提供从LED半导体层到键合层104的电流传导,以及,所述第一反射器层106还可以用作金属反射镜,以将由LED半导体 层发出的光反射到第二反射器层110,例如,所述第一反射器层106还可以是具有高反射率的金属或金属合金层,例如银、铝、金及其合金等,且不限于此。应理解,对第一反射器层106的材料的描述仅是示例性的而不是限制性的,并且还考虑其他材料,所有这些材料均在本申请的范围内;2) Please refer to Figure 2b, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), plasma enhanced CVD (PECVD), plasma enhanced ALD (PEALD) and other processes are used in the first doped The first reflector layer 106 is formed on the heterogeneous semiconductor layer 112; in this embodiment, the first reflector layer 106 can be a reflective p-type ohmic contact layer or a metal reflective layer or a distributed Bragg reflector, etc., the The first reflector layer 106 can provide current conduction from the LED semiconductor layer to the bonding layer 104, and the first reflector layer 106 can also be used as a metal mirror to reflect light emitted by the LED semiconductor layer to the second LED semiconductor layer. The second reflector layer 110, for example, the first reflector layer 106 can also be a metal or metal alloy layer with high reflectivity, such as silver, aluminum, gold and alloys thereof, and is not limited thereto. It should be understood that the description of the materials for the first reflector layer 106 is exemplary only and not limiting, and that other materials are also contemplated, all of which are within the scope of this application;
3)请参阅图2c,在第一掺杂型半导体层112和/或第一基板102上形成键合层104,并通过键合层104使所述第一基板102与第一掺杂型半导体层112键合,其中,所述键合层104可以是形成在第一基板102上以键合第一基板102和LED单元100的粘合材料层,于本实施案例中,键合层104的材质可以是导电材料,诸如金属或金属合金等,例如,所述键合层的材质可以是Au、Sn、In、Cu或Ti等,在另一些实施案例中,所述键合层104的材质还可以是非导电材料,诸如聚酰亚胺(PI)、聚二甲基硅氧烷(PDMS)等,于本实施案例中,所述键合层104的材质还可以是光刻胶等,诸如SU-8光刻胶等,在另一些实施案例中,所述键合层104的材质还可以是氢倍半硅氧烷(HSQ)或二乙烯基硅氧烷-双-苯并环丁烯(DVS-BCB)等;应理解,对键合层104材质的描述仅是示例性的,而不是限制性的,本领域技术人员可以根据要求进行改变,所有这些改变都在本申请的范围内;3) Referring to FIG. 2c, a bonding layer 104 is formed on the first doped semiconductor layer 112 and/or the first substrate 102, and the first substrate 102 is connected to the first doped semiconductor layer through the bonding layer 104. Layer 112 is bonded, wherein, the bonding layer 104 may be an adhesive material layer formed on the first substrate 102 to bond the first substrate 102 and the LED unit 100, in this embodiment, the bonding layer 104 The material can be a conductive material, such as metal or metal alloy, etc. For example, the material of the bonding layer can be Au, Sn, In, Cu or Ti, etc. In other embodiments, the material of the bonding layer 104 It can also be a non-conductive material, such as polyimide (PI), polydimethylsiloxane (PDMS), etc. In this embodiment, the material of the bonding layer 104 can also be photoresist, such as SU-8 photoresist, etc. In other implementation cases, the material of the bonding layer 104 can also be hydrogen silsesquioxane (HSQ) or divinylsiloxane-bis-benzocyclobutene (DVS-BCB), etc.; It should be understood that the description of the material of the bonding layer 104 is only exemplary, rather than limiting, and those skilled in the art can make changes according to requirements, and all these changes are within the scope of the present application ;
4)请参阅图2d,除去所述第二基板130,除去第二基板130的方法可以是采用直接剥离或者其他本领域技术人员已知的方式实现;当然,在除去第二基板130之后还可以在第二掺杂型半导体层116上执行减薄操作以去除第二掺杂型半导体层116的一部分;在一些实施方式中,减薄操作可以包括干法蚀刻或湿法蚀刻操作,在一些实施方式中,减薄操作可以包括化学机械抛光(CMP)操作等;4) Referring to Fig. 2d, the second substrate 130 is removed, and the method of removing the second substrate 130 can be achieved by direct peeling or other methods known to those skilled in the art; of course, after removing the second substrate 130, it is also possible Perform a thinning operation on the second doped semiconductor layer 116 to remove a part of the second doped semiconductor layer 116; in some implementations, the thinning operation may include dry etching or wet etching, in some implementations In the mode, the thinning operation may include chemical mechanical polishing (CMP) operation, etc.;
5)请参阅图2e,可以采用刻蚀等方式除去位于第一区域的第二掺杂型半导体层116和有源层114,并暴露所述第一掺杂型半导体层112,从而形成台阶结构113,所述台阶结构113的高度不小于所述第二掺杂型半导体层116的厚度而小于或等于所述LED半导体层厚度,所述台阶结构113至少使相邻LED单元的第二掺杂型半导体层116相互隔离,其中,所述台阶结构113的台阶面作为所述LED半导体层的发光区域;5) Referring to FIG. 2e, the second doped semiconductor layer 116 and the active layer 114 located in the first region can be removed by means of etching, etc., and the first doped semiconductor layer 112 is exposed, thereby forming a stepped structure 113, the height of the step structure 113 is not less than the thickness of the second doped semiconductor layer 116 and less than or equal to the thickness of the LED semiconductor layer, and the step structure 113 at least makes the second doping of the adjacent LED unit Type semiconductor layers 116 are isolated from each other, wherein the step surface of the step structure 113 serves as the light emitting region of the LED semiconductor layer;
可以理解为,所述台阶结构113的部分至少是沿厚度方向贯穿所述第二掺杂型半导体层116,例如,所述台阶结构113的部分沿厚度方向贯穿所述第二掺杂型半导体层116,从而实现 对第二掺杂型半导体层116的隔离;或者,所述台阶结构113的部分沿厚度方向贯穿所述第二掺杂型半导体层116和有源层114其中,所述第一掺杂型半导体层112可以沿水平方向跨多个外延结构单元。It can be understood that the part of the stepped structure 113 penetrates the second doped semiconductor layer 116 at least along the thickness direction, for example, the part of the stepped structure 113 penetrates the second doped semiconductor layer along the thickness direction 116, so as to realize the isolation of the second doped semiconductor layer 116; or, the part of the stepped structure 113 penetrates the second doped semiconductor layer 116 and the active layer 114 along the thickness direction, wherein the first The doped semiconductor layer 112 may span multiple epitaxial structure units along the horizontal direction.
于本实施案例中,包括第一掺杂型半导体层112、有源层114和第二掺杂型半导体层116的LED半导体层的厚度可以在大约0.3μm至大约5μm之间,在一些其他实施方式中,包括第一掺杂型半导体层112、有源层114和第二掺杂型半导体层116的LED半导体层的厚度可以在大约0.4μm至大约4μm之间,在一些替选实施方式中,包括第一掺杂型半导体层112、有源层114和第二掺杂型半导体层116的LED半导体层的厚度可以在大约0.5μm至大约3μm之间;In this embodiment, the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.3 μm and about 5 μm, and in some other implementations In this way, the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.4 μm and about 4 μm, and in some alternative embodiments , the thickness of the LED semiconductor layer including the first doped semiconductor layer 112, the active layer 114 and the second doped semiconductor layer 116 may be between about 0.5 μm and about 3 μm;
6)请参阅图2f,可以继续采用刻蚀等方式形成蚀刻孔,所述蚀刻孔除去位于蚀刻孔区域的第一掺杂型半导体层112和第一反射器层106,并暴露位于第一基板102上的触点118;6) Please refer to FIG. 2f, the etching hole can be continuously formed by means of etching etc., the etching hole removes the first doped semiconductor layer 112 and the first reflector layer 106 located in the etching hole area, and exposes the first substrate located on the first substrate. Contact 118 on 102;
7)请参阅图2g,在形成的器件外延结构单元表面形成钝化层120,并对在钝化层120上对应所述台阶结构的位置加工形成第一开口121,所述第二掺杂型半导体层116自所述第一开口121处露出,以及,在所述钝化层120上对应所述触点的位置加工形成第二开口,并在所述第二开口处具有暴露所述触点118的蚀刻孔;当然,在另一些具体的实施案例中,也可以直接在器件外延结构的选定区域直接形成钝化层,而在与台阶结构、触点对应的区域不设置钝化层;7) Referring to FIG. 2g, a passivation layer 120 is formed on the surface of the formed device epitaxial structure unit, and a first opening 121 is formed on the passivation layer 120 corresponding to the position of the step structure, and the second doping type The semiconductor layer 116 is exposed from the first opening 121, and a second opening is formed on the passivation layer 120 at a position corresponding to the contact, and the contact is exposed at the second opening. 118 etching holes; of course, in some other specific implementation cases, a passivation layer can also be directly formed in a selected area of the device epitaxial structure, and no passivation layer is provided in the area corresponding to the step structure and the contact;
于本实施案例中,所述钝化层120的材质可以是SiO 2、Al 2O 3、SiN或其他合适的材料等,所述钝化层120还可以包括聚酰亚胺、SU-8光刻胶或其他可光图案化的聚合物等; In this embodiment, the material of the passivation layer 120 can be SiO 2 , Al 2 O 3 , SiN or other suitable materials, etc. The passivation layer 120 can also include polyimide, SU-8 photo Resists or other photopatternable polymers, etc.;
在本申请的其他实施例中,可以是在钝化层120上形成第二开口之后再采用刻蚀工艺或者其他工艺形成所述蚀刻孔,蚀刻孔的目的在于蚀刻第一掺杂型半导体层112和第一反射器层106,并暴露位于第一基板102上的触点118。In other embodiments of the present application, after forming the second opening on the passivation layer 120, the etching process or other processes may be used to form the etching hole. The purpose of the etching hole is to etch the first doped semiconductor layer 112. and the first reflector layer 106 , and expose the contacts 118 on the first substrate 102 .
8)请参阅图2h,在器件外延结构单元表面的钝化层120上形成透明电极层122,且使所述透明电极层122分别自第一开口、第一开口、蚀刻孔处与第二掺杂型半导体层116、第一基板102上的触点118电连接,所述第一基板102上的驱动电路可以通过透明电极层122控制第二掺杂型半导体层116的电压和电流;在一些较为于本实施案例中实施方式中,所述透明电极层122与除第二掺杂型半导体层116之外的结构层经钝化层电性隔离;8) Referring to FIG. 2h, a transparent electrode layer 122 is formed on the passivation layer 120 on the surface of the epitaxial structural unit of the device, and the transparent electrode layer 122 is formed from the first opening, the first opening, the etching hole and the second doped hole respectively. The contact 118 on the heterogeneous semiconductor layer 116 and the first substrate 102 is electrically connected, and the driving circuit on the first substrate 102 can control the voltage and current of the second doped semiconductor layer 116 through the transparent electrode layer 122; Compared with the implementation mode in this embodiment, the transparent electrode layer 122 is electrically isolated from the structural layers except the second doped semiconductor layer 116 through a passivation layer;
于本实施案例中,所述电极层122形成在钝化层120的一部分上,并且电极层122通过钝化层120上的第一开口121与第二掺杂型半导体层116电连接,于本实施案例中,所述电极层122的材质可以为铟锡氧化物(ITO)、Cr、Ti、Pt、Au、Al、Cu、Ge或Ni等导电材料;In this embodiment, the electrode layer 122 is formed on a part of the passivation layer 120, and the electrode layer 122 is electrically connected to the second doped semiconductor layer 116 through the first opening 121 on the passivation layer 120. In an implementation case, the material of the electrode layer 122 may be conductive materials such as indium tin oxide (ITO), Cr, Ti, Pt, Au, Al, Cu, Ge or Ni;
9)请参阅图2i,在钝化层120和透明电极层122上形成第二反射器层110,所述第二反射器层110至少覆盖所述LED半导体层的发光区域(即台阶结构的台阶面),所述第二反射器层110、所述LED半导体层和所述第一反射器层106被配置成共同提供谐振腔;9) Referring to FIG. 2i, a second reflector layer 110 is formed on the passivation layer 120 and the transparent electrode layer 122, and the second reflector layer 110 at least covers the light-emitting region of the LED semiconductor layer (ie, the steps of the stepped structure surface), the second reflector layer 110, the LED semiconductor layer and the first reflector layer 106 are configured to jointly provide a resonant cavity;
于本实施案例中,所述第二反射器层110形成在LED半导体层上,所述第二反射器层110可以是分布式布拉格反射器(DBR)或者金属反射层,于本实施案例中,第二反射器层110可以包括多对TiO 2/SiO 2层或多对SiO 2/HfO 2层,例如,所述第二反射器层110可以包括3-10对的TiO 2/SiO 2层或3-10对的SiO 2/HfO 2层,需要说明的是,每一LED单元100包含一个第二反射器层110,当然,在一些具体实施案例中,多个LED单元100包含一第二反射器层110,即第二反射器层110作为公共的第二反射器层,并与多个LED半导体层相对应配合,于本实施案例中,所述第一反射器层106的反射率大于第二反射器层110的反射率,作为所公开的实施方式的结果,所述第一反射器层106、LED半导体层和第二反射器层110共同提供谐振腔,LED半导体层发出的光从第二反射器层110射出LED半导体层。 In this embodiment, the second reflector layer 110 is formed on the LED semiconductor layer, and the second reflector layer 110 may be a distributed Bragg reflector (DBR) or a metal reflective layer. In this embodiment, The second reflector layer 110 may include multiple pairs of TiO 2 /SiO 2 layers or multiple pairs of SiO 2 /HfO 2 layers, for example, the second reflector layer 110 may include 3-10 pairs of TiO 2 /SiO 2 layers or 3-10 pairs of SiO 2 /HfO 2 layers, it should be noted that each LED unit 100 includes a second reflector layer 110, of course, in some specific implementation cases, multiple LED units 100 include a second reflector layer 110 The reflector layer 110, that is, the second reflector layer 110 is used as a common second reflector layer, and is matched with multiple LED semiconductor layers. In this embodiment, the reflectivity of the first reflector layer 106 is greater than that of the second reflector layer. The reflectivity of the second reflector layer 110, as a result of the disclosed embodiment, the first reflector layer 106, the LED semiconductor layer and the second reflector layer 110 together provide a resonant cavity from which light emitted by the LED semiconductor layer The second reflector layer 110 exits the LED semiconductor layer.
通过使用第一反射器层106、LED半导体层和第二反射器层110共同提供谐振腔,由LED单元向下或向侧面发出的光可以被第一反射器层106和第二反射器层110反射。结果,LED半导体层发出的光从第二反射器层110定向射出。因此,所公开的实施方式具有优异的发光方向性,稳定的峰值波长,光谱纯度和高外部量子效率。By using the first reflector layer 106, the LED semiconductor layer and the second reflector layer 110 together to provide a resonant cavity, the light emitted by the LED unit downward or sideways can be absorbed by the first reflector layer 106 and the second reflector layer 110. reflection. As a result, the light emitted by the semiconductor layer of the LED is directed out from the second reflector layer 110 . Therefore, the disclosed embodiments have excellent luminescence directivity, stable peak wavelength, spectral purity, and high external quantum efficiency.
应当理解,上述实施例仅为说明本申请的技术构思及特点,其目的在于让熟悉此项技术的人士能够了解本申请的内容并据以实施,并不能以此限制本申请的保护范围。凡根据本申请精神实质所作的等效变化或修饰,都应涵盖在本申请的保护范围之内。It should be understood that the above-mentioned embodiments are only to illustrate the technical concept and features of the present application. The purpose is to enable those familiar with this technology to understand the content of the present application and implement it accordingly, and not to limit the protection scope of the present application. All equivalent changes or modifications made according to the spirit of the present application shall fall within the protection scope of the present application.

Claims (20)

  1. 一种Micro-LED芯片结构,其特征在于包括:A Micro-LED chip structure, characterized by comprising:
    第一基板,first substrate,
    多个阵列排布的LED单元,设置在所述第一基板上,A plurality of LED units arranged in an array are arranged on the first substrate,
    所述LED单元与所述第一基板电连接,并且,所述LED单元包括第一反射器层、LED半导体层和第二反射器层,所述LED半导体层设置于所述第一反射器层与第二反射器层之间;The LED unit is electrically connected to the first substrate, and the LED unit includes a first reflector layer, an LED semiconductor layer and a second reflector layer, and the LED semiconductor layer is disposed on the first reflector layer between the second reflector layer;
    所述LED单元具有台阶结构,使得相邻的LED单元能够独立的被驱动,并且所述第一反射器层、所述LED半导体层和所述第二反射器层被配置成共同提供谐振腔。The LED units have a stepped structure such that adjacent LED units can be driven independently, and the first reflector layer, the LED semiconductor layer and the second reflector layer are configured to jointly provide a resonant cavity.
  2. 根据权利要求1所述的Micro-LED芯片结构,其特征在于,所述LED半导体层包括:The Micro-LED chip structure according to claim 1, wherein the LED semiconductor layer comprises:
    第一掺杂型半导体层,设置在所述第一反射器层上;a first doped semiconductor layer disposed on the first reflector layer;
    有源层,设置在所述第一掺杂型半导体层上;an active layer disposed on the first doped semiconductor layer;
    第二掺杂型半导体层,设置在所述有源层上;a second doped semiconductor layer disposed on the active layer;
    所述第二掺杂型半导体层上形成所述的台阶结构,所述台阶结构的高度不小于所述第二掺杂型半导体层的厚度且小于或等于所述LED半导体层的厚度,所述台阶结构至少使相邻LED单元的第二掺杂型半导体层相互隔离。The step structure is formed on the second doped semiconductor layer, the height of the stepped structure is not less than the thickness of the second doped semiconductor layer and less than or equal to the thickness of the LED semiconductor layer, the The stepped structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
  3. 根据权利要求2所述的Micro-LED芯片结构,其特征在于:所述第一反射器层与第一掺杂型半导体层形成欧姆接触。The Micro-LED chip structure according to claim 2, wherein the first reflector layer forms an ohmic contact with the first doped semiconductor layer.
  4. 根据权利要求2所述的Micro-LED芯片结构,其特征在于:所述第一掺杂型半导体层为p型半导体层,所述第二掺杂型半导体层为n型半导体层。The Micro-LED chip structure according to claim 2, wherein the first doped semiconductor layer is a p-type semiconductor layer, and the second doped semiconductor layer is an n-type semiconductor layer.
  5. 根据权利要求2所述的Micro-LED芯片结构,其特征在于,所述LED半导体层还包括:The Micro-LED chip structure according to claim 2, wherein the LED semiconductor layer further comprises:
    钝化层,设置在所述第二掺杂型半导体层上并具有第一开口;以及a passivation layer disposed on the second doped semiconductor layer and having a first opening; and
    电极层,设置在所述钝化层上并覆盖所述第一开口,所述电极层自所述第一开口处与所述第二掺杂型半导体层电性接触。An electrode layer is arranged on the passivation layer and covers the first opening, and the electrode layer is in electrical contact with the second doped semiconductor layer from the first opening.
  6. 根据权利要求2所述的Micro-LED芯片结构,其特征在于:多个LED单元的第一掺杂型半导体层为公共第一掺杂型半导体层且相邻LED单元的第一掺杂型半导体层电连接。The Micro-LED chip structure according to claim 2, wherein the first doped semiconductor layers of multiple LED units are a common first doped semiconductor layer and the first doped semiconductor layers of adjacent LED units layer electrical connection.
  7. 根据权利要求2所述的Micro-LED芯片结构,其特征在于:每一LED单元的台阶结构形成于所述第二掺杂型半导体层上,且所述台阶结构的高度等于所述LED半导体层的厚度,所述台阶结构至少还使相邻LED单元的有源层和第一掺杂型半导体层电隔离。The Micro-LED chip structure according to claim 2, wherein the step structure of each LED unit is formed on the second doped semiconductor layer, and the height of the step structure is equal to the LED semiconductor layer The step structure at least electrically isolates the active layer of the adjacent LED unit from the first doped semiconductor layer.
  8. 根据权利要求5所述的Micro-LED芯片结构,其特征在于:所述第一基板包含驱动电路,所述驱动电路具有多个触点,每个触点对应一个LED单元,以及,所述钝化层上还设置有第二开口,所述第二开口内具有暴露所述触点的蚀刻孔,所述电极层通过所述第一开口、第二开口及蚀刻孔将所述第二掺杂型半导体层和所述触点电连接。The Micro-LED chip structure according to claim 5, wherein the first substrate includes a driving circuit, the driving circuit has a plurality of contacts, and each contact corresponds to one LED unit, and the blunt The electrode layer is also provided with a second opening, and the second opening has an etching hole exposing the contact, and the electrode layer injects the second doping through the first opening, the second opening, and the etching hole. type semiconductor layer and the contacts are electrically connected.
  9. 根据权利要求2所述的Micro-LED芯片结构,其特征在于:所述台阶结构的台阶面形成所述LED半导体层的发光面,所述第二反射器层至少覆盖所述台阶面。The Micro-LED chip structure according to claim 2, wherein the stepped surface of the stepped structure forms the light emitting surface of the LED semiconductor layer, and the second reflector layer at least covers the stepped surface.
  10. 根据权利要求1所述的Micro-LED芯片结构,其特征在于:所述第一反射器层的反射率大于所述第二反射器层的反射率,所述LED半导体层发出的光从所述第二反射器层射出所述LED单元。The Micro-LED chip structure according to claim 1, characterized in that: the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer is emitted from the The second reflector layer exits the LED unit.
  11. 根据权利要求1所述的Micro-LED芯片结构,其特征在于:所述第一反射器层为金属反射层或分布式布拉格反射器。The Micro-LED chip structure according to claim 1, wherein the first reflector layer is a metal reflective layer or a distributed Bragg reflector.
  12. 根据权利要求1所述的Micro-LED芯片结构,其特征在于:所述第二反射器层为金属反射层或分布式布拉格反射器。The Micro-LED chip structure according to claim 1, wherein the second reflector layer is a metal reflective layer or a distributed Bragg reflector.
  13. 根据权利要求12所述的Micro-LED芯片结构,其特征在于:所述分布式布拉格反射器包括依次叠设的至少一TiO 2层和至少一SiO 2层,或者,所述分布式布拉格反射器包括依次叠设的至少一SiO 2层和至少一HfO 2层。 The Micro-LED chip structure according to claim 12, wherein the distributed Bragg reflector comprises at least one TiO2 layer and at least one SiO2 layer stacked in sequence, or the distributed Bragg reflector It includes at least one SiO 2 layer and at least one HfO 2 layer stacked in sequence.
  14. 根据权利要求1所述的Micro-LED芯片结构,其特征在于:所述第一基板上还设置有键合层,所述第一反射器层设置在所述键合层上。The Micro-LED chip structure according to claim 1, wherein a bonding layer is further disposed on the first substrate, and the first reflector layer is disposed on the bonding layer.
  15. 一种Micro-LED芯片结构的制作方法,其特征在于包括:A method for manufacturing a Micro-LED chip structure, characterized by comprising:
    提供第二基板,在第二基板上依次形成LED半导体层和第一反射器层,providing a second substrate, and sequentially forming an LED semiconductor layer and a first reflector layer on the second substrate,
    提供第一基板,将第一反射器层与第一基板键合,并除去所述第二基板,以暴露所述LED半导体层;providing a first substrate, bonding a first reflector layer to the first substrate, and removing the second substrate to expose the LED semiconductor layer;
    在所述LED半导体层上形成多个台阶结构,多个所述台阶结构将所述LED半导体层分隔形成多个阵列排布的LED单元,该多个LED单元能够独立的被驱动;A plurality of step structures are formed on the LED semiconductor layer, and the plurality of step structures separate the LED semiconductor layer to form a plurality of LED units arranged in an array, and the plurality of LED units can be driven independently;
    在所述LED半导体层上形成第二反射器层,所述第一反射器层、所述LED半导体层和所述第二反射器层被配置成共同提供谐振腔。A second reflector layer is formed on the LED semiconductor layer, the first reflector layer, the LED semiconductor layer and the second reflector layer being configured to collectively provide a resonant cavity.
  16. 根据权利要求15所述的制作方法,其特征在于,所述LED半导体层包括依次叠层设置在所述第一反射器层上的第一掺杂型半导体层、有源层、第二掺杂型半导体层,并且,在所述LED半导体层上形成多个台阶结构的制作方法包括:The manufacturing method according to claim 15, wherein the LED semiconductor layer comprises a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially stacked on the first reflector layer. type semiconductor layer, and the manufacturing method of forming a plurality of stepped structures on the LED semiconductor layer includes:
    除去位于多个选定区域的第二掺杂型半导体层,从而上形成多个所述台阶结构,其中,所述台阶结构的高度不小于所述第二掺杂型半导体层的厚度而小于或等于所述LED半导体层厚度,所述台阶结构至少使相邻LED单元的第二掺杂型半导体层相互隔离。removing the second doped type semiconductor layer located in a plurality of selected regions, thereby forming a plurality of said step structures, wherein the height of said step structure is not less than the thickness of said second doped type semiconductor layer but less than or Equal to the thickness of the LED semiconductor layer, the step structure at least isolates the second doped semiconductor layers of adjacent LED units from each other.
  17. 根据权利要求15所述的制作方法,其特征在于,所述LED半导体层包括依次设置在所述第一反射器层上的第一掺杂型半导体层、有源层、第二掺杂型半导体层,并且在所述LED半导体层上形成多个台阶结构的制作方法包括:The manufacturing method according to claim 15, wherein the LED semiconductor layer comprises a first doped semiconductor layer, an active layer, and a second doped semiconductor layer sequentially arranged on the first reflector layer. layer, and the manufacturing method of forming multiple stepped structures on the LED semiconductor layer includes:
    除去位于多个选定区域的第二掺杂型半导体层、有源层以及部分第一掺杂型半导体层,从而形成多个所述台阶结构。The second doping type semiconductor layer, the active layer and part of the first doping type semiconductor layer located in a plurality of selected regions are removed, thereby forming a plurality of said step structures.
  18. 根据权利要求16或17所述的制作方法,其特征在于,所述第一基板包含驱动电路,所述驱动电路具有多个触点,每个触点对应一个LED单元,所述的制作方法具体包括:The manufacturing method according to claim 16 or 17, wherein the first substrate includes a driving circuit, the driving circuit has a plurality of contacts, and each contact corresponds to an LED unit, and the manufacturing method is specifically include:
    在所述第二掺杂型半导体层上形成钝化层,并在所述钝化层上对应所述台阶结构的位置加工形成暴露所述第二掺杂型半导体层的第一开口以及在对应所述触点的位置加工形成第二开口,所述第二开口处具有暴露所述触点的蚀刻孔,之后在所述钝化层上形成电极层,并使所述电极层自所述第一开口处与所述第二掺杂型半导体层电连接,自所述第二开口及所述蚀刻孔处与第一基板上的触点电连接。forming a passivation layer on the second doped semiconductor layer, processing and forming a first opening exposing the second doped semiconductor layer at a position corresponding to the step structure on the passivation layer, and The position of the contact is processed to form a second opening, and the second opening has an etching hole exposing the contact, and then an electrode layer is formed on the passivation layer, and the electrode layer is separated from the first An opening is electrically connected to the second doped semiconductor layer, and is electrically connected to contacts on the first substrate from the second opening and the etching hole.
  19. 根据权利要求15所述的制作方法,其特征在于:所述第一反射器层的反射率大于所述第二反射器层的反射率,所述LED半导体层发出的光从所述第二反射器层射出所述LED单元。The manufacturing method according to claim 15, characterized in that: the reflectivity of the first reflector layer is greater than the reflectivity of the second reflector layer, and the light emitted by the LED semiconductor layer is reflected from the second reflector layer. layer out of the LED unit.
  20. 根据权利要求15所述的制作方法,其特征在于还包括:在所述第一反射器层和/或所述第一基板上形成键合层,然后将所述第一反射器层与第一基板键合。The manufacturing method according to claim 15, further comprising: forming a bonding layer on the first reflector layer and/or the first substrate, and then combining the first reflector layer with the first Substrate bonding.
PCT/CN2022/126435 2021-11-01 2022-10-20 Micro-led chip structure and manufacturing method therefor WO2023071910A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111285592.2A CN114023861A (en) 2021-11-01 2021-11-01 Micro-LED chip structure and manufacturing method thereof
CN202111285592.2 2021-11-01

Publications (1)

Publication Number Publication Date
WO2023071910A1 true WO2023071910A1 (en) 2023-05-04

Family

ID=80059592

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/126435 WO2023071910A1 (en) 2021-11-01 2022-10-20 Micro-led chip structure and manufacturing method therefor

Country Status (2)

Country Link
CN (1) CN114023861A (en)
WO (1) WO2023071910A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114023861A (en) * 2021-11-01 2022-02-08 镭昱光电科技(苏州)有限公司 Micro-LED chip structure and manufacturing method thereof
CN114628563B (en) * 2022-05-12 2022-09-09 镭昱光电科技(苏州)有限公司 Micro LED display chip and preparation method thereof
CN115498089B (en) * 2022-11-16 2023-02-17 镭昱光电科技(苏州)有限公司 Micro-display device and preparation method
CN115863497B (en) * 2023-02-20 2023-05-23 镭昱光电科技(苏州)有限公司 Micro LED display device and preparation method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112992964A (en) * 2020-04-09 2021-06-18 镭昱光电科技(苏州)有限公司 Light emitting diode structure and manufacturing method thereof
CN113193091A (en) * 2020-04-14 2021-07-30 镭昱光电科技(苏州)有限公司 Light emitting diode structure with resonant cavity and manufacturing method thereof
CN114023861A (en) * 2021-11-01 2022-02-08 镭昱光电科技(苏州)有限公司 Micro-LED chip structure and manufacturing method thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008117899A (en) * 2006-11-02 2008-05-22 Furukawa Electric Co Ltd:The Surface light emitting laser element, and surface emitting laser array
CN105957928B (en) * 2016-05-31 2018-10-09 华灿光电股份有限公司 A kind of resonator light emitting diode and its manufacturing method
US11056614B2 (en) * 2017-01-10 2021-07-06 PlayNitride Inc. Micro light-emitting diode chip
CN107369746B (en) * 2017-08-30 2023-05-23 华南理工大学 Micro-size resonant cavity LED chip with substrate stripped by chemical corrosion and preparation method thereof
CN112864290B (en) * 2020-04-09 2022-04-22 镭昱光电科技(苏州)有限公司 Miniature LED display and manufacturing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112992964A (en) * 2020-04-09 2021-06-18 镭昱光电科技(苏州)有限公司 Light emitting diode structure and manufacturing method thereof
CN113193091A (en) * 2020-04-14 2021-07-30 镭昱光电科技(苏州)有限公司 Light emitting diode structure with resonant cavity and manufacturing method thereof
CN114023861A (en) * 2021-11-01 2022-02-08 镭昱光电科技(苏州)有限公司 Micro-LED chip structure and manufacturing method thereof

Also Published As

Publication number Publication date
CN114023861A (en) 2022-02-08

Similar Documents

Publication Publication Date Title
US10903397B2 (en) Light emitting device package
WO2023071910A1 (en) Micro-led chip structure and manufacturing method therefor
US7514720B2 (en) White light emitting device
US20230109132A1 (en) Display panel and manufacturing method thereof
TW201806183A (en) Optoelectronic device
KR20080075368A (en) Nitride semiconductor light emitting device and method of manufacturing the same
WO2023103606A1 (en) Micro-display led chip structure and manufacturing method therefor
CN102263120A (en) Semiconductor light-emitting element, light-emitting device, luminaire, display unit, traffic signal lamp unit, and traffic information display unit
US11810943B2 (en) Light-emitting device and manufacturing method thereof
TWI750650B (en) Emissive display substrate for surface mount micro-led fluidic assembly and method for making same
JP6068165B2 (en) Semiconductor optical device and method of manufacturing semiconductor optical device
KR20180078941A (en) Light emitting diode device for active matrix displays and manufacturing method thereof
US11984541B2 (en) Light emitting diode structure having resonant cavity and method for manufacturing the same
KR20170133758A (en) Light emitting device
CN215815879U (en) LED chip structure, display module and electronic equipment
JP7460789B2 (en) Light emitting diode structure having a resonant cavity and method of manufacture thereof - Patents.com
CN215342604U (en) LED chip structure and display module
TWI740488B (en) Planar surface mount micro-led for fluidic assembly and method for making same
TW201901987A (en) Light-emitting element
CN207082541U (en) Light emitting diode with contact layer
CN220358112U (en) Micro LED display chip
US20230113198A1 (en) Light emitting diodes with lattice matching sidewall passivation layer and method of making thereof
US10868216B2 (en) Display devices, light emitting diode chips and methods for manufacturing the same
CN219553670U (en) Miniature luminous element
WO2022052560A1 (en) Micro-light emitting diode chip, preparation method therefor, and display panel

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22885788

Country of ref document: EP

Kind code of ref document: A1