TWI740488B - Planar surface mount micro-led for fluidic assembly and method for making same - Google Patents
Planar surface mount micro-led for fluidic assembly and method for making same Download PDFInfo
- Publication number
- TWI740488B TWI740488B TW109115128A TW109115128A TWI740488B TW I740488 B TWI740488 B TW I740488B TW 109115128 A TW109115128 A TW 109115128A TW 109115128 A TW109115128 A TW 109115128A TW I740488 B TWI740488 B TW I740488B
- Authority
- TW
- Taiwan
- Prior art keywords
- doped semiconductor
- plane
- electrode
- stack
- substrate
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 65
- 239000004065 semiconductor Substances 0.000 claims abstract description 243
- 239000000758 substrate Substances 0.000 claims abstract description 216
- 239000000615 nonconductor Substances 0.000 claims abstract description 69
- 238000005530 etching Methods 0.000 claims abstract description 67
- 238000004519 manufacturing process Methods 0.000 claims abstract description 37
- 230000002093 peripheral effect Effects 0.000 claims description 103
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 44
- 235000012431 wafers Nutrition 0.000 claims description 37
- 239000010931 gold Substances 0.000 claims description 34
- 229910052751 metal Inorganic materials 0.000 claims description 34
- 239000002184 metal Substances 0.000 claims description 34
- 239000002019 doping agent Substances 0.000 claims description 31
- 229910000679 solder Inorganic materials 0.000 claims description 28
- 229910052737 gold Inorganic materials 0.000 claims description 21
- 238000000151 deposition Methods 0.000 claims description 20
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 18
- 239000000463 material Substances 0.000 claims description 16
- 229910052738 indium Inorganic materials 0.000 claims description 14
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 14
- 229910005540 GaP Inorganic materials 0.000 claims description 12
- 229910052718 tin Inorganic materials 0.000 claims description 8
- 229910045601 alloy Inorganic materials 0.000 claims description 7
- 239000000956 alloy Substances 0.000 claims description 7
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 claims description 6
- 229910052732 germanium Inorganic materials 0.000 claims description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 6
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052733 gallium Inorganic materials 0.000 claims description 4
- 230000006872 improvement Effects 0.000 claims description 4
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims 4
- 125000005842 heteroatom Chemical group 0.000 claims 2
- 238000000926 separation method Methods 0.000 claims 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 167
- 229910002601 GaN Inorganic materials 0.000 description 39
- 230000008569 process Effects 0.000 description 34
- 239000012530 fluid Substances 0.000 description 28
- 125000006850 spacer group Chemical group 0.000 description 20
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 15
- 239000010408 film Substances 0.000 description 15
- 238000000206 photolithography Methods 0.000 description 15
- 229910052594 sapphire Inorganic materials 0.000 description 15
- 239000010980 sapphire Substances 0.000 description 15
- 239000010409 thin film Substances 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 13
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 12
- 230000008021 deposition Effects 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 239000011651 chromium Substances 0.000 description 9
- 238000002844 melting Methods 0.000 description 9
- 239000000725 suspension Substances 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- 230000008018 melting Effects 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- 238000013461 design Methods 0.000 description 7
- 239000011159 matrix material Substances 0.000 description 7
- 230000000903 blocking effect Effects 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 230000008901 benefit Effects 0.000 description 5
- 238000005253 cladding Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 4
- 238000009825 accumulation Methods 0.000 description 4
- 239000012790 adhesive layer Substances 0.000 description 4
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 238000004806 packaging method and process Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000002904 solvent Substances 0.000 description 4
- 241001290610 Abildgaardia Species 0.000 description 3
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000003491 array Methods 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 229910052804 chromium Inorganic materials 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 239000011777 magnesium Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- 229910001128 Sn alloy Inorganic materials 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical group [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000013011 mating Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000005289 physical deposition Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 238000001429 visible spectrum Methods 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910018726 Sn—Ag—Sb Inorganic materials 0.000 description 1
- NTSDHVIXFWZYSM-UHFFFAOYSA-N [Ag].[Sb].[Sn] Chemical compound [Ag].[Sb].[Sn] NTSDHVIXFWZYSM-UHFFFAOYSA-N 0.000 description 1
- PICOUKGVAGTEEW-UHFFFAOYSA-N [In][Ag][Sn] Chemical compound [In][Ag][Sn] PICOUKGVAGTEEW-UHFFFAOYSA-N 0.000 description 1
- 238000005054 agglomeration Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 150000001298 alcohols Chemical class 0.000 description 1
- 150000001335 aliphatic alkanes Chemical class 0.000 description 1
- 238000010923 batch production Methods 0.000 description 1
- XQTIWNLDFPPCIU-UHFFFAOYSA-N cerium(3+) Chemical compound [Ce+3] XQTIWNLDFPPCIU-UHFFFAOYSA-N 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- RHZWSUVWRRXEJF-UHFFFAOYSA-N indium tin Chemical compound [In].[Sn] RHZWSUVWRRXEJF-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910000765 intermetallic Inorganic materials 0.000 description 1
- 150000002576 ketones Chemical class 0.000 description 1
- 238000012886 linear function Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000006194 liquid suspension Substances 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 229910000480 nickel oxide Inorganic materials 0.000 description 1
- 235000012149 noodles Nutrition 0.000 description 1
- 150000007524 organic acids Chemical class 0.000 description 1
- 235000005985 organic acids Nutrition 0.000 description 1
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000008521 reorganization Effects 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 238000007619 statistical method Methods 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- 239000002918 waste heat Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
- H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
- H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/382—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending partially in or entirely through the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/951—Supplying the plurality of semiconductor or solid-state bodies
- H01L2224/95101—Supplying the plurality of semiconductor or solid-state bodies in a liquid medium
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Led Devices (AREA)
Abstract
Description
本發明總體上涉及顯示技術,更具體地涉及具有改善的電極介面表面平整度的表面貼裝(SM)無機微型發光二極體(μLED)的設計。 The present invention generally relates to display technology, and more particularly relates to the design of surface mount (SM) inorganic micro light emitting diodes (μLED) with improved electrode interface surface flatness.
彩色顯示器由發射與可見光紅色、綠色和藍色對應的三種波長的光的畫素組成,這種被稱為RGB顯示器。畫素的RGB元件以有序的方式打開和關閉,以累加產生可見光譜的顏色。有幾種可以不同方式生成RGB圖像的顯示類型。液晶顯示器(LCD)是最流行的技術,它們藉由子畫素的彩色濾光片照射白色光源(通常是螢光體產生的白色LED)來產生RGB圖像。白光波長的某些部分被吸收,而另一些則穿過濾色鏡透射彩色濾光片。有機發光二極體(OLED)顯示器藉由從有機發光材料內部以畫素級別直接發射那些波長的每個波長的光來產生RGB光。有機發光二極體(OLED)顯示器藉由從有機發光材料內部以畫素級別直接發射那些波長的每個波長的光來產生RGB光。 A color display is composed of pixels that emit light of three wavelengths corresponding to red, green, and blue of visible light, and this is called an RGB display. The RGB components of the pixels are turned on and off in an orderly manner to accumulate the colors of the visible spectrum. There are several display types that can generate RGB images in different ways. Liquid crystal displays (LCD) are the most popular technology. They use sub-pixel color filters to illuminate a white light source (usually a white LED produced by a phosphor) to generate RGB images. Some parts of the wavelength of white light are absorbed, while others pass through the color filter through the color filter. Organic light-emitting diode (OLED) displays generate RGB light by directly emitting light of each of those wavelengths at the pixel level from the inside of organic light-emitting materials. Organic light-emitting diode (OLED) displays generate RGB light by directly emitting light of each of those wavelengths at the pixel level from the inside of organic light-emitting materials.
第三種顯示技術是微型LED顯示器。該顯示技術使用微米級(直徑為10至150μm)的無機LED來直接發射畫素級的光。為了使用微型LED製造RGB顯示器,須組裝分別在每個RGB波長範圍內發光的三種不同類型的微型LED的大面積陣列。微型LED顯示器的低成本製造需要使用大規模並行流體組裝技術,以將數百萬個單獨的微型LED放置在規則的陣 列中。當前具有HDTV解析度的主流電視具有600萬畫素,而更高解析度的4K和8K標準分別具有25和99百萬畫素。 The third display technology is the micro LED display. This display technology uses micron-level (10 to 150 μm in diameter) inorganic LEDs to directly emit pixel-level light. In order to use micro LEDs to manufacture RGB displays, a large-area array of three different types of micro LEDs that emit light in each RGB wavelength range must be assembled. The low-cost manufacturing of micro LED displays requires the use of massively parallel fluid assembly technology to place millions of individual micro LEDs in a regular array. Column. Current mainstream TVs with HDTV resolution have 6 million pixels, while the higher-resolution 4K and 8K standards have 25 and 99 million pixels, respectively.
為了生產具有適當亮度的高產量低成本顯示器,流體組裝技術對微型LED結構提出了一些獨特的要求,本文將討論其中的一些。實用的顯示技術須解決顯示器以不同尺寸和解析度製造的現實,因此要求畫素尺寸的靈活性,從個人設備的每英寸300畫素(ppi)到非常大的10-20ppi大型公共資訊顯示應用。顯示幕亮度要求也因應用不同而有所不同,手機顯示幕需要300尼特(每平方米的坎德拉),電視機需要1000尼特,而戶外資訊顯示幕則需要5000尼特。因此,micro-LED技術須適應廣泛的解析度和亮度要求,同時仍保持使用流體組裝所必需的物理性能。 In order to produce high-yield low-cost displays with appropriate brightness, fluid assembly technology puts forward some unique requirements on the micro-LED structure, some of which will be discussed in this article. Practical display technology must solve the reality that displays are manufactured in different sizes and resolutions. Therefore, flexibility in pixel size is required, from 300 pixels per inch (ppi) for personal devices to very large 10-20ppi large-scale public information display applications . The display brightness requirements also vary from application to application. Mobile phone displays require 300 nits (candela per square meter), TVs require 1,000 nits, and outdoor information displays require 5,000 nits. Therefore, micro-LED technology must adapt to a wide range of resolution and brightness requirements, while still maintaining the physical properties necessary for fluid assembly.
用於普通照明的基於氮化鎵(GaN)的藍色LED和用於各種指示燈的鋁鎵磷化(AlGaInP)紅色LED的開發已經發展了許多代且這些工藝可以以非常低的成本生產出可靠的高效器件。因此,也許最重要的要求是微型LED結構須與商用無機LED的習知金屬有機化學氣相沉積(MOCVD)製造相容。LED製造中有許多可能的變體,因此,本概述僅提供一個非常簡短的概述,以識別製造高品質LED所需的因素,同時還描述了傳統LED與此處所述的微型LED之間的特有的區別。由張和劉(Ning Zhang和Zhiqiang Liu,“InGaN材料系統和藍/綠色發光體”,in Li,Jinmin、Zhang,G.Q.(編),發光二極體,固態照明技術和應用系列4(Springer,Switzerland,2019))和Wang等人的基於AlGaInP的紅色LED(Guohong Wang、Xiaoyan Yi、Teng Zhan和Yang Huang,“AlGaInP/AlGaAs材料系統和紅色/黃色LED”,in Li,Jinmin,Zhang,G.Q.(編),發光二極體,固態照明技術和應用系列4(Springer, Switzerland,發明人:Schuele,Zhan,Sasaki,Ulmer和Lee 2019)是習知LED技術在可見光譜中的有用總結。 The development of gallium nitride (GaN)-based blue LEDs for general lighting and aluminum gallium phosphide (AlGaInP) red LEDs for various indicators has been developed for many generations and these processes can be produced at very low cost Reliable and efficient devices. Therefore, perhaps the most important requirement is that the micro LED structure must be compatible with the conventional metal organic chemical vapor deposition (MOCVD) manufacturing of commercial inorganic LEDs. There are many possible variations in LED manufacturing, therefore, this overview only provides a very brief overview to identify the factors required to manufacture high-quality LEDs. It also describes the differences between traditional LEDs and the micro-LEDs described here. Unique difference. By Zhang and Liu (Ning Zhang and Zhiqiang Liu, "InGaN material system and blue/green light-emitting body", in Li, Jinmin, Zhang, GQ (eds), light-emitting diodes, solid-state lighting technology and application series 4 (Springer, Switzerland, 2019)) and Wang et al.'s AlGaInP-based red LED (Guohong Wang, Xiaoyan Yi, Teng Zhan and Yang Huang, "AlGaInP/AlGaAs material system and red/yellow LED", in Li, Jinmin, Zhang, GQ ( Ed), light-emitting diodes, solid-state lighting technology and application series 4 (Springer, Switzerland, inventors: Schuele, Zhan, Sasaki, Ulmer and Lee 2019) is a useful summary of conventional LED technology in the visible spectrum.
圖1A至1C是描繪用於一般照明目的的GaN LED晶片的圖(習知技術)。發藍光(約440奈米(nm))和綠光(約530nm)的GaN基LED以一系列複雜的高溫MOCVD步驟被製造,以產生圖1A的橫截面所示的垂直LED結構。在直徑為50至200毫米(mm)的拋光藍寶石、矽(Si)或碳化矽(SiC)的生長基板上進行製造。藉由沉積可選的AIN緩衝層和未摻雜的GaN來製備表面,以產生具有低缺陷和GaN晶格常數的晶體表面。此初始沉積的厚度和溫度被調整以補償生長基板和GaN之間的晶格失配。表面重量隨厚度的增加而提高,因此高效器件的厚度超過約3微米(μm)。由於MOCVD沉積工藝複雜且昂貴,因此重要的是優化微型LED工藝以最有效地利用生長晶片(生長基板)的整個區域。 1A to 1C are diagrams depicting GaN LED wafers used for general lighting purposes (a prior art). GaN-based LEDs emitting blue light (approximately 440 nanometers (nm)) and green light (approximately 530 nm) are fabricated in a series of complex high-temperature MOCVD steps to produce the vertical LED structure shown in the cross section of FIG. 1A. Manufactured on a polished sapphire, silicon (Si) or silicon carbide (SiC) growth substrate with a diameter of 50 to 200 millimeters (mm). The surface is prepared by depositing an optional AIN buffer layer and undoped GaN to produce a crystal surface with low defects and GaN lattice constant. The thickness and temperature of this initial deposition are adjusted to compensate for the lattice mismatch between the growth substrate and GaN. The surface weight increases as the thickness increases, so the thickness of the high-efficiency device exceeds about 3 microns (μm). Since the MOCVD deposition process is complicated and expensive, it is important to optimize the micro LED process to make the most effective use of the entire area of the growth wafer (growth substrate).
在初始生長以製備晶體GaN表面之後,生長第一LED層並添加Si摻雜以生產用於陰極的n+GaN(n-GaN)。可選地,該疊層可以包括為電子注入和空穴阻擋而調整的層。接下來,用氮化銦鎵(InxGa1-xN)和GaN的交替層沉積多量子阱(MQW)結構,其中銦含量和層的厚度決定了器件的發射光的波長。銦含量的增加將發射峰移動至更長的波長,但由於晶格失配也會增加內部應力,因此無法製造出高效率的GaN器件用於發紅光,綠色發光器件的效率低於藍色LED的效率。在MQW之後,疊層可以包括為電子阻擋和空穴注入而調整的層。最後,藉由沉積摻雜鎂(Mg)的GaN形成p+陽極來完成MOCVD序列。 After the initial growth to prepare the crystalline GaN surface, the first LED layer is grown and Si doping is added to produce n+GaN (n-GaN) for the cathode. Optionally, the stack may include layers adjusted for electron injection and hole blocking. Next, a multiple quantum well (MQW) structure is deposited with alternating layers of indium gallium nitride (In x Ga 1-x N) and GaN, where the indium content and the thickness of the layer determine the wavelength of the emitted light of the device. The increase in indium content shifts the emission peak to longer wavelengths, but because the lattice mismatch also increases internal stress, it is impossible to manufacture high-efficiency GaN devices for emitting red light, and the efficiency of green light-emitting devices is lower than that of blue The efficiency of the LED. After MQW, the stack may include layers adjusted for electron blocking and hole injection. Finally, the MOCVD sequence is completed by depositing GaN doped with magnesium (Mg) to form a p+ anode.
完成的基板然後被圖案化和蝕刻以形成單獨的LED,且進行額外的處理以在陽極和陰極上形成電極,如圖1B所示。在最簡單的工藝流程中,藉由沉積氧化鎳(NiOx)的薄層以匹配p+GaN(p-GaN)功函數, 然後沉積100至300nm厚度的銦錫氧化物(ITO)的層來形成透明導電電極。對該層進行圖案化和蝕刻以在陽極上方形成電流擴散層。 The completed substrate is then patterned and etched to form individual LEDs, and additional processing is performed to form electrodes on the anode and cathode, as shown in Figure 1B. In the simplest process flow, a thin layer of nickel oxide (NiO x ) is deposited to match the p+GaN (p-GaN) work function, and then a layer of indium tin oxide (ITO) with a thickness of 100 to 300 nm is deposited. A transparent conductive electrode is formed. The layer is patterned and etched to form a current diffusion layer over the anode.
穿過疊層圖案化並蝕刻一小塊區域,使其與n+GaN接觸。鈍化層,通常為二氧化矽(SiO2),被沉積以防止陽極和陰極之間發生洩漏電流,並在電極上方開設接觸窗。電極(通常由鈦/鋁(Ti/Al)製成)被沉積以形成陰極接接觸點,並添加可以是鎳/金(Ni/Au)、鉻/金(Cr/Au)等的第二電極(陽極)。藉由研磨所述基板被減薄至約100μm,並藉由切割或鋸切將各個裝置單個化。藉由該工藝製造的裝置通常為100μm厚,並且尺寸(橫截面)為150至1000μm,例如如圖1C所示。 A small area is patterned and etched through the stack to make contact with n+GaN. The passivation layer, usually silicon dioxide (SiO 2 ), is deposited to prevent leakage current between the anode and the cathode, and a contact window is opened above the electrode. An electrode (usually made of titanium/aluminum (Ti/Al)) is deposited to form a cathode contact point, and a second electrode that can be nickel/gold (Ni/Au), chromium/gold (Cr/Au), etc. is added (anode). The substrate is thinned to about 100 μm by grinding, and each device is singulated by cutting or sawing. The device manufactured by this process is generally 100 μm thick and has a size (cross-section) of 150 to 1000 μm, as shown in FIG. 1C, for example.
圖2A和圖2B是示出用於製造紅色發光指示器的砷化鎵(GaAs)LED晶片的圖(習知技術)。如圖2A所示,基於GaAs材料系統使用明顯不同的MOCVD工藝順序製造高亮度紅色LED。生長基板是幾百微米厚的n摻雜GaAs晶片,被沉積的第一層是GaAs,以產生高品質的晶體表面。下一層是鋁/砷化物(AlAs),其隨後將其用作釋放層。LED疊層可以從可選的n摻雜分散式布拉格反射器(DBR)層或n摻雜GaInP視窗層和n摻雜AlGaInP包覆層開始。然後,在MQW活性區上沉積AlGaInP和AlGaAs的交替層,並對其厚度和成分進行調整,以使高效率LED在選定的波長下發光。活性區被AlGaInP的p摻雜覆層和p摻雜的GaInP窗口層覆蓋以完成LED。AlAs釋放層上方的整個LED疊層的厚度可以為10至15μm。 2A and 2B are diagrams showing a gallium arsenide (GaAs) LED chip used for manufacturing a red light-emitting indicator (a conventional technology). As shown in Figure 2A, a GaAs-based material system uses a significantly different MOCVD process sequence to manufacture high-brightness red LEDs. The growth substrate is an n-doped GaAs wafer several hundred microns thick, and the first layer deposited is GaAs to produce a high-quality crystal surface. The next layer is aluminum/arsenide (AlAs), which subsequently uses it as a release layer. The LED stack can start with an optional n-doped distributed Bragg reflector (DBR) layer or an n-doped GaInP window layer and an n-doped AlGaInP cladding layer. Then, alternate layers of AlGaInP and AlGaAs are deposited on the MQW active area, and their thickness and composition are adjusted to make the high-efficiency LED emit light at the selected wavelength. The active area is covered by a p-doped cladding layer of AlGaInP and a p-doped GaInP window layer to complete the LED. The thickness of the entire LED stack above the AlAs release layer may be 10 to 15 μm.
GaAs生長基板與AlGaInP的MOCVD生長為晶格匹配的,但是GaAs吸光並且非常脆,這對於LED封裝來說是嚴重的缺點。因此,如圖2B所示,藉由完全蝕刻基板或藉由使用選擇性濕蝕刻(通常為鹽酸(HCl):醋酸)來對裝置進行底切和釋放,從而從基板上移除LED裝置。在從基板上移除LED之前,藉由電鍍沉積銅的厚層用作散熱器和每 個裝置的處理介面。首先,金觸擊層被沉積且被圖案化以定義銅區域,然後將銅電鍍至約100μm的厚度。然後,在銅島周圍向下蝕刻LED疊層直到GaAs緩衝層,隨後藉由濕法蝕刻AlAs層釋放蝕刻底切裝置。裝置尺寸(橫截面)類似於GaN一般照明LED的150至1000微米。 The MOCVD growth of GaAs growth substrate and AlGaInP is lattice-matched, but GaAs absorbs light and is very brittle, which is a serious disadvantage for LED packaging. Therefore, as shown in FIG. 2B, the LED device is removed from the substrate by undercutting and releasing the device by completely etching the substrate or by using selective wet etching (usually hydrochloric acid (HCl): acetic acid). Before removing the LED from the substrate, a thick layer of copper is deposited by electroplating to act as a heat sink and each The processing interface of each device. First, the gold strike layer is deposited and patterned to define the copper area, and then the copper is electroplated to a thickness of about 100 μm. Then, the LED stack is etched down to the GaAs buffer layer around the copper island, and then the undercut device is released by wet etching the AlAs layer. The device size (cross-section) is similar to 150 to 1000 microns of GaN general lighting LEDs.
圖3A和3B分別描繪了傳統的封裝的藍色和紅色LED(習知技術)的局部截面圖。呈現這些圖是為了區別微型LED(在下面的詳細說明中提供)和用於更大LED的習知封裝技術。對於一般照明,由發藍光的GaN裝置產生白光,如圖1B所示,具有覆蓋LED並將某些藍光轉換為更長的波長的一個額外的顏色轉換螢光體,通常是發出寬黃光的螢光體,例如摻有鈰(III)的YAG(YAG:Ce3-或Y3Al5O12:Ce3+)。所使用的封裝具有用於進行電連接的引線框,用於消散LED中產生的熱能的散熱片以及將光導向使用者的反射器。LED藉由導熱膠黏在散熱片上,LED端子藉由引線黏接連接引線框。黏接後,封裝腔中會充滿透明的密封劑,通常是矽樹脂或環氧樹脂,可保護裝置免受機械損壞以及環境中空氣和水的腐蝕。密封劑還可以包含顏色轉換螢光體,或者螢光體可以在封裝(未示出)上方的單獨的膜中。包裝完成後,將在稱為重新分級(binning)的過程中測試設備的效率和峰值波長。如果該裝置具有可接受的性能,則將其與陣列中的其他裝置一起黏接到印刷電路板(PCB)上。重要的是要注意,照明陣列包含根據所需的工作電壓和亮度串聯、並聯或串聯/並聯的複數個裝置。與要求每個畫素具有可控制的亮度以產生圖像的顯示器陣列(例如電視或智慧手機顯示器)不同,普通照明陣列中的所有裝置都同時工作。 3A and 3B respectively depict partial cross-sectional views of conventional packaged blue and red LEDs (the prior art). These figures are presented to distinguish between miniature LEDs (provided in the detailed description below) and conventional packaging techniques for larger LEDs. For general lighting, white light is produced by a blue-emitting GaN device, as shown in Figure 1B, with an additional color conversion phosphor that covers the LED and converts some blue light into longer wavelengths, usually emitting broad yellow light The phosphor, for example, YAG (YAG: Ce 3- or Y 3 Al 5 O 12 : Ce 3+ ) doped with cerium (III). The package used has a lead frame for making electrical connections, a heat sink for dissipating heat generated in the LED, and a reflector for directing light to the user. The LED is adhered to the heat sink by thermally conductive adhesive, and the LED terminals are connected to the lead frame by wire bonding. After bonding, the packaging cavity will be filled with a transparent sealant, usually silicone or epoxy resin, which can protect the device from mechanical damage and corrosion by air and water in the environment. The encapsulant may also contain a color conversion phosphor, or the phosphor may be in a separate film above the package (not shown). After the packaging is complete, the efficiency and peak wavelength of the equipment will be tested in a process called binning. If the device has acceptable performance, it is glued to a printed circuit board (PCB) along with other devices in the array. It is important to note that the lighting array contains multiple devices connected in series, parallel, or series/parallel according to the required operating voltage and brightness. Unlike display arrays (such as TV or smart phone displays) that require each pixel to have a controllable brightness to produce images, all devices in a general lighting array work at the same time.
製造畫素密度(PPI)在10至600範圍內的顯示器必然要求微型LED的橫截面(直徑)小於150微米。如以下更詳細描述的,微型LED尺寸和內部結構是藉由使用習知的光刻工藝來形成由掩模設計、膜厚和 光刻膠曝光控制的圖案而產生的。使用光刻圖案作為掩模,蝕刻工藝選擇性地去除材料以形成完整裝置的特徵。例如在GaN的情況下,跨越整個晶圓以及晶圓之間的蝕刻均不能完全均勻地進行,因此,創建具有共面N墊(N-pad,連接n+半導體的電極)和P墊(P-pad,連接p+半導體的電極)的結構所需的堆積量可能會有很大變化。堆積金屬的沉積是藉由蒸發或濺射進行的,並且厚度控制的精度甚至不如光刻步驟。如果微型LED的N-pad和P-pad電極不共面,則微型LED與顯示基板的電連接可能不完整,從而導致故障或高串聯電阻。 Manufacturing displays with a pixel density (PPI) in the range of 10 to 600 inevitably requires the cross-section (diameter) of the micro LED to be less than 150 microns. As described in more detail below, the size and internal structure of the micro LED are formed by using a conventional photolithography process. The mask design, film thickness and Photoresist exposure control pattern is produced. Using the photolithography pattern as a mask, the etching process selectively removes material to form the features of the complete device. For example, in the case of GaN, the etching across the entire wafer and between wafers cannot be performed completely uniformly. Therefore, a coplanar N pad (N-pad, an electrode connecting n+ semiconductor) and a P pad (P- The amount of stacking required for the structure of the pad, which is connected to the p+ semiconductor) may vary greatly. The deposition of the deposited metal is carried out by evaporation or sputtering, and the accuracy of thickness control is not even as good as the photolithography step. If the N-pad and P-pad electrodes of the micro LED are not coplanar, the electrical connection between the micro LED and the display substrate may be incomplete, resulting in malfunction or high series resistance.
為了使使用SM-LED的顯示基板的製造中的故障最小化的目的,如果LED電極的基板介面可以最大化的平坦則將是有利的。 For the purpose of minimizing failures in the manufacture of display substrates using SM-LEDs, it would be advantageous if the substrate interface of the LED electrodes can be maximized flat.
本文描述的是直徑在10到150μm之間的微型發光二極體(LED)結構,其適合大面積陣列的流體組裝以製造高解析度的紅-綠-藍(RGB)顯示器。微型LED的製造工藝與藉由習知金屬-有機化學氣相沉積(MOCVD)生長技術生產的基於氮化鎵(GaN)的藍/綠色LED和基於磷化鋁鎵銦(AlGaInP)的紅色LED相容。所得的微型LED具有電極結構,該電極結構可在流體組裝之後電性和物理結合顯示基板中的陣列接觸點以形成主動或被動矩陣顯示器。所公開的微型LED結構能夠在不改變微型LED的結構的情況下在滿足不同顯示要求的範圍內改變畫素亮度,從而不影響流體組裝工藝的產量和可靠性。 This article describes a micro light emitting diode (LED) structure with a diameter between 10 and 150 μm, which is suitable for fluid assembly of large-area arrays to manufacture high-resolution red-green-blue (RGB) displays. The manufacturing process of the micro LED is similar to the blue/green LED based on gallium nitride (GaN) and the red LED based on aluminum gallium indium phosphide (AlGaInP) produced by the conventional metal-organic chemical vapor deposition (MOCVD) growth technology. Allow. The resulting micro LED has an electrode structure that can electrically and physically combine the array contact points in the display substrate after fluid assembly to form an active or passive matrix display. The disclosed micro LED structure can change the pixel brightness within a range that meets different display requirements without changing the structure of the micro LED, thereby not affecting the yield and reliability of the fluid assembly process.
因此,提供了一種用於製造表面貼裝(SM)微型LED(μLED)的方法。該方法在生長基板上提供了MOCVD-LED結構。一疊層覆蓋生長基板,該生長基板包括具有在第一平面中的頂表面的第一摻雜半導體、覆蓋具有在第二平面中的頂表面的第一摻雜半導體的多量子阱(MQW)層以 及覆蓋MQW層且在第三平面中具有頂表面的第二摻雜半導體,其中第一和第二摻雜半導體被相反地摻雜有n和p摻雜劑,參見圖1A和2A。在氮化鎵微型LED的情況下,第一和第二摻雜半導體是摻雜的GaN。在砷化鎵(GaAs)微型LED的情況下,第一和第二摻雜半導體可以是摻雜的磷化鎵(p-GaP)或摻雜的磷化銦鎵(n-GaInP)。 Therefore, a method for manufacturing surface mount (SM) micro LEDs (μLEDs) is provided. This method provides a MOCVD-LED structure on the growth substrate. A stack covering a growth substrate including a first doped semiconductor having a top surface in a first plane, a multiple quantum well (MQW) covering the first doped semiconductor having a top surface in a second plane Layer with And a second doped semiconductor covering the MQW layer and having a top surface in the third plane, wherein the first and second doped semiconductors are oppositely doped with n and p dopants, see FIGS. 1A and 2A. In the case of gallium nitride micro LEDs, the first and second doped semiconductors are doped GaN. In the case of gallium arsenide (GaAs) micro LEDs, the first and second doped semiconductors may be doped gallium phosphide (p-GaP) or doped gallium indium phosphide (n-GaInP).
該方法蝕刻MOCVD疊層以在生長基板上形成複數個單個的晶片。藉由首先選擇性地蝕刻上述疊層從每個晶片製造μLED。電絕緣體被保形地沉積以在覆蓋蝕刻疊層的第四平面中形成頂表面,然後被選擇性地蝕刻以暴露第二摻雜半導體,以產生第一過孔。還執行選擇性蝕刻以暴露第一摻雜半導體,從而形成第二過孔。第一電極形成為覆蓋第一過孔並藉由第一過孔連接第二摻雜半導體,並在第五平面中具有基板介面表面。第二電極形成為覆蓋第二過孔並藉由第二過孔連接第一摻雜半導體,並在第五平面中具有基板介面表面。最後,將製成的μLED與生長基板分離。由於使用了習知的MOCVD晶片,LED具有與第一、第二和第三平面共面的最大橫截面150微米,與第一、第二和第三平面正交於的平臺疊層高度小於2微米,第五平面的平均平面度公差小於10奈米。 This method etches the MOCVD stack to form a plurality of individual wafers on the growth substrate. The μLED is manufactured from each wafer by first selectively etching the above-mentioned stack. The electrical insulator is deposited conformally to form a top surface in the fourth plane covering the etched stack, and then is selectively etched to expose the second doped semiconductor to create the first via. Selective etching is also performed to expose the first doped semiconductor, thereby forming a second via hole. The first electrode is formed to cover the first via hole and is connected to the second doped semiconductor through the first via hole, and has a substrate interface surface in the fifth plane. The second electrode is formed to cover the second via hole and is connected to the first doped semiconductor through the second via hole, and has a substrate interface surface in the fifth plane. Finally, the finished μLED is separated from the growth substrate. Due to the use of conventional MOCVD wafers, the LED has a maximum cross-section of 150 microns coplanar with the first, second and third planes, and the height of the platform stack orthogonal to the first, second and third planes is less than 2 Micron, the average flatness tolerance of the fifth plane is less than 10 nanometers.
更明確地,該方法能夠藉由選擇性地蝕刻疊層以形成由暴露第一摻雜半導體的溝槽包圍的中心平臺疊層和由暴露第一摻雜半導體的周邊溝槽谷分割的周邊疊層,從而製造SM中心發光μLED。然後,將電絕緣體保形地沉積在蝕刻疊層上包括形成覆蓋中心平臺疊層和周邊疊層的第四平面。選擇性刻蝕以暴露第二摻雜半導體的步驟包括:刻蝕覆蓋中心平臺疊層的電絕緣體的一部分以形成第一過孔,而選擇性蝕刻以暴露第一摻雜半導體的步驟包括:蝕刻覆蓋周邊溝槽谷的電絕緣體以形成第二個過孔。結果,第一電極覆蓋中心平臺疊層,並且藉由第一過孔連接第二摻雜半導體,第二摻雜半導體在第五平面中具有基板介面表面。第二電極具有形成在周 邊溝槽谷上的第一部分,並藉由第二過孔連接第一摻雜半導體。第二電極具有第二部分(與第一部分連接),該第二部分覆蓋形成在周邊疊層上的電絕緣體,並在第五平面中具有基板介面表面。 More specifically, the method can selectively etch the stack to form a central mesa stack surrounded by trenches exposing the first doped semiconductor and a peripheral stack divided by the peripheral trench valleys exposing the first doped semiconductor. Layer, thereby manufacturing SM center light emitting μLED. Then, conformally depositing an electrical insulator on the etched stack includes forming a fourth plane covering the central terrace stack and the peripheral stack. The step of selectively etching to expose the second doped semiconductor includes: etching a part of the electrical insulator covering the central mesa stack to form a first via, and the step of selectively etching to expose the first doped semiconductor includes: etching An electrical insulator covering the peripheral trench valley to form a second via. As a result, the first electrode covers the central platform stack, and the second doped semiconductor is connected through the first via hole, and the second doped semiconductor has the substrate interface surface in the fifth plane. The second electrode has The first part on the side trench valley is connected to the first doped semiconductor through the second via hole. The second electrode has a second part (connected to the first part) that covers the electrical insulator formed on the peripheral stack and has a substrate interface surface in the fifth plane.
藉由選擇性蝕刻疊層以形成中心平臺疊層來形成SM周邊發光μLED,該中心平臺疊層藉由暴露第一摻雜半導體的溝槽而與周邊疊層分離。共形沉積的電絕緣體覆蓋中心平臺疊層和周邊疊層。選擇性蝕刻以暴露第二摻雜半導體的步驟包括:蝕刻覆蓋周邊疊層的電絕緣體的一部分以暴露第二摻雜半導體,且選擇性蝕刻以暴露第一摻雜半導體的步驟包括:蝕刻電絕緣體的一部分、以及中心平臺疊層中第二摻雜半導體和MQW層的下層部分以暴露第一摻雜半導體。結果,第二電極形成為覆蓋中心平臺疊層並藉由第二過孔連接第一摻雜半導體。第一電極形成為覆蓋在周邊疊層上形成的電絕緣體之上,並且藉由第一過孔連接第二摻雜半導體。 The SM peripheral light emitting μLED is formed by selectively etching the stack to form a central mesa stack that is separated from the peripheral stack by exposing the trenches of the first doped semiconductor. The conformal deposited electrical insulator covers the central platform stack and the peripheral stack. The step of selectively etching to expose the second doped semiconductor includes: etching a portion of the electrical insulator covering the peripheral stack to expose the second doped semiconductor, and the step of selectively etching to expose the first doped semiconductor includes: etching the electrical insulator A portion of the second doped semiconductor and the lower portion of the MQW layer in the center terrace stack to expose the first doped semiconductor. As a result, the second electrode is formed to cover the central mesa stack and is connected to the first doped semiconductor through the second via. The first electrode is formed to cover the electrical insulator formed on the peripheral stack, and is connected to the second doped semiconductor through the first via.
藉由選擇性地蝕刻疊層以形成平臺疊層和在平臺疊層中且暴露第一摻雜半導體的周邊溝槽谷,從而製造出SM-μLED全區域發光μLED。選擇性蝕刻以暴露第二摻雜半導體的步驟包括:蝕刻電絕緣層覆蓋平臺疊層的一部分,以暴露第二摻雜半導體。選擇性蝕刻以暴露第一摻雜半導體的步驟包括:蝕刻覆蓋周邊溝槽谷的電絕緣體。第一電極覆蓋平臺疊層並藉由第一過孔連接第二摻雜半導體。第二電極包括覆蓋周邊溝槽過孔的第一部分,並藉由第二過孔連接第一摻雜半導體。第二電極的第二部分(與第一部分連接)覆蓋形成在平臺疊層的周邊上的電絕緣體,並且在第五平面中具有基板介面表面。 By selectively etching the stack to form a platform stack and a peripheral trench valley in the platform stack that exposes the first doped semiconductor, an SM-μLED full-area light emitting μLED is manufactured. The step of selectively etching to expose the second doped semiconductor includes etching the electrically insulating layer covering a portion of the platform stack to expose the second doped semiconductor. The step of selectively etching to expose the first doped semiconductor includes etching the electrical insulator covering the peripheral trench valley. The first electrode covers the platform stack and is connected to the second doped semiconductor through the first via hole. The second electrode includes a first portion covering the peripheral trench via hole, and is connected to the first doped semiconductor through the second via hole. The second part of the second electrode (connected to the first part) covers the electrical insulator formed on the periphery of the platform stack and has a substrate interface surface in the fifth plane.
還提供了具有非平面基板電極介面表面的發光顯示基板。顯示器由具有平面的頂表面和形成列和行導線陣列的LED交叉點控制矩陣的支撐基板組成。第一薄膜層覆蓋支撐基板的頂表面,並且包括複數個阱。每個阱具有凸的底表面,連接相應的列線的第一基板電極和連接相應的行線的 第二基板電極。第二薄膜層插在支撐基板頂表面和第一薄膜層之間。阱底部凸的表面由插在支撐基板頂表面和第二薄膜層之間且位於每個阱底部下方的墊片形成。 A light-emitting display substrate with a non-planar substrate electrode interface surface is also provided. The display is composed of a support substrate with a flat top surface and an LED cross-point control matrix forming a column and row wire array. The first thin film layer covers the top surface of the support substrate and includes a plurality of wells. Each well has a convex bottom surface, the first substrate electrode connected to the corresponding column line and the first substrate electrode connected to the corresponding row line The second substrate electrode. The second film layer is inserted between the top surface of the support substrate and the first film layer. The convex surface at the bottom of the well is formed by a spacer inserted between the top surface of the support substrate and the second thin film layer and located below the bottom of each well.
下面將提供上述方法的其他詳細資訊,以及中心、周邊、全區域發光SM微型LED裝置以及具有凸的阱底表面的發光基板。 The following will provide other detailed information of the above method, as well as the center, periphery, and full-area light-emitting SM micro-LED device and the light-emitting substrate with the bottom surface of the convex well.
300:SM-LED 300: SM-LED
306:第一電接觸點 306: first electrical contact
308:第二電接觸點 308: second electrical contact
402:第二半導體層 402: second semiconductor layer
404:第一半導體層 404: First semiconductor layer
406、1106、1306:MQW層 406, 1106, 1306: MQW layer
408、1314:電絕緣體 408, 1314: electrical insulator
802:行線 802: Row Line
804:列線 804: Column Line
1000:發光顯示基板 1000: Luminous display substrate
1001:支撐基板 1001: Support substrate
1002:支撐基板頂表面 1002: Support the top surface of the substrate
1008:第一薄膜層 1008: the first film layer
1010:阱 1010: trap
1012:凸的底表面 1012: Convex bottom surface
1014:第一基板電極 1014: first substrate electrode
1016:第二基板電極 1016: second substrate electrode
1018:第二薄膜層 1018: second film layer
1018a:TFT層 1018a: TFT layer
1018b:第一氧化物層 1018b: first oxide layer
1018c:第二氧化物層 1018c: second oxide layer
1020:墊片 1020: Gasket
1022:直徑 1022: Diameter
1024:寬度 1024: width
1026:頂面 1026: top surface
1028:第一電介面表面 1028: The first electrical interface surface
1030:第二電介面表面 1030: The second electrical interface surface
1032:過孔 1032: Via
1100:中心發光μLED 1100: Center-emitting μLED
1102、1302、1402:第一摻雜半導體 1102, 1302, 1402: first doped semiconductor
1102a、1302a:中心平臺 1102a, 1302a: central platform
1102b、1302b:周邊 1102b, 1302b: peripheral
1110、1310、1410:第二摻雜半導體 1110, 1310, 1410: second doped semiconductor
1114a、1414a:電絕緣體第一部分 1114a, 1414a: first part of electrical insulator
1114b、1414b:電絕緣體第二部分 1114b, 1414b: The second part of the electrical insulator
1118、1418:周邊溝槽谷 1118, 1418: Peripheral trench valley
1120、1318、1420:第一電極 1120, 1318, 1420: first electrode
1124、1320:中心過孔 1124, 1320: Center via
1126a、1424a:第二電極第一部分 1126a, 1424a: the first part of the second electrode
1126b、1424b:第二電極第二部分 1126b, 1424b: the second part of the second electrode
1128、1326、1426:周邊過孔 1128, 1326, 1426: peripheral vias
1130、1328:溝槽 1130, 1328: groove
1134、1332、1430:蝕刻疊層高度 1134, 1332, 1430: Etching stack height
1104、1304、1404:第一平面 1104, 1304, 1404: the first plane
1108、1308、1408:第二平面 1108, 1308, 1408: second plane
1112、1312、1412:第三平面 1112, 1312, 1412: third plane
1116、1316、1416:第四平面 1116, 1316, 1416: the fourth plane
1122、1322、1422:第五平面 1122, 1322, 1422: Fifth plane
1132、1330、1428:第六平面 1132, 1330, 1428: sixth plane
1136、1432:導航龍骨或柱 1136, 1432: Navigation keel or pillar
1300、1400:微型LED 1300, 1400: Micro LED
1324:第二電極 1324: second electrode
1336、1434:第一摻雜半導體基底底表面 1336, 1434: the bottom surface of the first doped semiconductor substrate
1423:平臺過孔 1423: Platform via
圖1A至1C是描繪用於一般照明目的的GaN-LED晶片(習知技術)的圖。 1A to 1C are diagrams depicting GaN-LED wafers (a prior art) used for general lighting purposes.
圖2A和圖2B是示出用於製造紅色發光指示器的砷化鎵(GaAs)LED晶片(習知技術)的圖。 2A and 2B are diagrams showing a gallium arsenide (GaAs) LED chip (a prior art) used for manufacturing a red light emitting indicator.
圖3A和3B分別描繪了傳統封裝的藍色和紅色LED(習知技術)的局部截面圖。 3A and 3B respectively depict partial cross-sectional views of conventionally packaged blue and red LEDs (the prior art).
圖4A和圖4B分別是能夠用作表面貼裝(SM)LED的發光元件的局部截面圖和平面圖。 4A and 4B are a partial cross-sectional view and a plan view of a light emitting element that can be used as a surface mount (SM) LED, respectively.
圖5是描繪圖4的LED的替代方案的局部截面圖。 Fig. 5 is a partial cross-sectional view depicting an alternative to the LED of Fig. 4.
圖6A至圖6J描繪了如美國專利9,825,202中所述的製造微型LED的步驟。 6A to 6J depict the steps of manufacturing a micro LED as described in US Patent 9,825,202.
圖7A至圖7C描繪了懸浮介質向具有導航龍骨(支柱)的微型LED施加扭矩。 Figures 7A to 7C depict the suspension medium applying torque to a micro LED with a navigation keel (pillar).
圖8A和8B分別是微型LED子畫素佈局的平面圖和局部截面圖。 8A and 8B are a plan view and a partial cross-sectional view of the layout of the micro LED sub-pixels, respectively.
圖9A至9E是描繪示例性阱變化中的微型LED對位元元元的局部橫截面圖。 Figures 9A to 9E are partial cross-sectional views depicting micro-LED versus bit cells in an exemplary well variation.
圖10A至圖10C是基板阱和配合的微型LED的局部截面圖,示出了阱底表面墊片。 10A to 10C are partial cross-sectional views of the substrate well and the mating micro LED, showing the spacer on the bottom surface of the well.
圖11A至圖11D分別是平面SM中心發光μLED的平面圖、兩個局部截面圖和透視圖。 11A to 11D are a plan view, two partial cross-sectional views, and a perspective view of a planar SM center-emitting μLED, respectively.
圖12是示出作為電流密度的函數的通量和效率之間的關係的圖。 Figure 12 is a graph showing the relationship between flux and efficiency as a function of current density.
圖13A和13B分別是描繪平面SM周邊發光μLED的平面圖和局部截面圖。 13A and 13B are a plan view and a partial cross-sectional view depicting a peripheral light emitting μLED of a plane SM, respectively.
圖14A和圖14B分別是平面SM全區域發光μLED的平面圖和局部截面圖。 14A and 14B are a plan view and a partial cross-sectional view of a planar SM full-area light emitting μLED, respectively.
圖15A至圖15C是比較中心發光(圖11A)、周邊發光(圖13A)和全區域發光(圖14A)的微型LED的發光表面積的平面圖。 15A to 15C are plan views comparing the light-emitting surface area of the micro LEDs that emit light in the center (FIG. 11A ), peripheral light (FIG. 13A ), and full-area light (FIG. 14A ).
圖16是示出用於製造SM μLED的方法的流程圖。 Fig. 16 is a flowchart showing a method for manufacturing an SM μLED.
圖17是示出用於製造具有阱底表面墊片的顯示基板的方法的流程圖。 FIG. 17 is a flowchart showing a method for manufacturing a display substrate with spacers on the bottom surface of the well.
使用無機LED和在顯示器底板上的流體組裝製造微型發光二極體(μLED)顯示器的一般方法被在先家族專利申請(美國專利號9,825,202,申請號15/412,73)所公開,其藉由引用併入本文。特別是,美國專利9,825,202中圖17的說明中描述了製造合適的顯示器底板的工藝流程。在圖16的說明中提出了流體組裝的幾何要求。本文所述的裝置是對以上引用的在先家族專利申請中所討論的表面貼裝的微型LED結構的改進,其簡化了裝置的製造,同時提高了微型LED顯示器的產量和多功能性。 The general method of manufacturing micro light emitting diode (μLED) displays using inorganic LEDs and fluid assembly on the display backplane is disclosed in a prior family patent application (US Patent No. 9,825,202, Application No. 15/412,73), which is based on The reference is incorporated into this article. In particular, the description of FIG. 17 in U.S. Patent 9,825,202 describes the process flow of manufacturing a suitable display substrate. In the description of FIG. 16, the geometric requirements of the fluid assembly are proposed. The device described herein is an improvement on the surface-mounted micro LED structure discussed in the previous family patent applications cited above, which simplifies the manufacturing of the device while increasing the output and versatility of the micro LED display.
美國專利第9,825,202號描述了兩種類型的氮化鎵(GaN)微型LED。圖4A和圖4B中示出了在裝置的中心處具有發光區域的結構,且具有發光器在外環中的結構被示出在圖5中,如下所述。 US Patent No. 9,825,202 describes two types of gallium nitride (GaN) micro LEDs. The structure having the light emitting area at the center of the device is shown in FIGS. 4A and 4B, and the structure having the light emitter in the outer ring is shown in FIG. 5, as described below.
圖4A和圖4B分別是能夠用作表面安貼裝(SM)LED的發光元件的局部截面圖和平面圖。SM-LED300包括具有n型摻雜劑或p型摻雜劑的第一半導體層404。第二半導體層402使用在第一半導體層404中未使用的摻雜劑類型。多量子阱(MQW)層406插在第一半導體層404和第二半導體層402之間。MQW層406通常可以為未示出的一系列量子阱層(通常為5層,例如,將5nm的氮化銦鎵(InGaN)與9nm的n摻雜GaN(n-GaN)交替排列)。在MQW層和p摻雜半導體層之間可能還存在一個氮化鋁鎵(AlGaN)電子阻擋層(未示出)。外部半導體層可以是約200nm厚的p摻雜GaN(Mg摻雜)。如果在MQW中使用較高的銦含量,則可以形成高亮度的藍色LED或綠色的LED。最實用的第一半導體層材料和第二半導體層材料是能夠發藍光或綠光的GaN或能夠發紅光的磷化鋁鎵銦(AlGaInP)。
4A and 4B are respectively a partial cross-sectional view and a plan view of a light-emitting element that can be used as a surface mount (SM) LED. The SM-
第二電接觸點308被配置為環狀,且第一半導體層404具有周邊在第二電接觸點環下方的盤形。第一電接觸點306形成在第二電接觸點308的環周內,且第二半導體層402和MQW層406是位於第一電接觸點下面的疊層。一條溝槽可形成在第二電接觸點308的環和第一電接觸點306之間,並被電絕緣體408填充。
The second
習知的LED工藝(例如用於照明的LED)僅在與藍寶石基板分離之前在一個表面上發生。其中一些工藝使用鐳射剝離(LLO)來將LED與藍寶石基板分離作為最後一步。其他工藝不使用LLO,而是切出藍寶石基板以將LED單個化。但是,SM-LED體系結構要求在與柱(導航龍骨)相對的表面上有電極,以便在將μLED從生長基板上移除後再製成柱。當從藍寶石上移除LED時習知工藝無法提供維持每個LED已知位置的方法,因此可以在LED底部進行光刻。需要精確的x-y位置才能將柱準確地定位在LED頂表面上的所需位置(例如在中心)。需要精確的z(垂直)位置才能建立用於光刻的焦平面,以藉由流體組裝所需的尺寸控制(例如,表面方向)對 柱結構成像。即,SM-LED之LLO要求須以受控方式將SM-LED放置在轉移基板上以形成其柱,然後將其從轉移基板上釋放以製成用於流體組裝的懸浮液。 Conventional LED processes (such as LEDs for lighting) only occur on one surface before being separated from the sapphire substrate. Some of these processes use laser lift-off (LLO) to separate the LED from the sapphire substrate as the final step. Other processes do not use LLO, but cut out the sapphire substrate to individualize the LED. However, the SM-LED architecture requires electrodes on the surface opposite to the pillar (navigation keel) in order to make the pillar after the μLED is removed from the growth substrate. When the LED is removed from the sapphire, the conventional process cannot provide a method to maintain the known position of each LED, so photolithography can be performed on the bottom of the LED. A precise x-y position is required to accurately position the column at the desired position (e.g. in the center) on the top surface of the LED. A precise z (vertical) position is required to establish a focal plane for lithography, so as to control the size (for example, surface orientation) required for fluid assembly Column structure imaging. That is, the LLO of the SM-LED requires that the SM-LED be placed on the transfer substrate in a controlled manner to form its pillars, and then released from the transfer substrate to make a suspension for fluid assembly.
圖5是描繪圖4A的LED的替代方案的局部截面圖。在這個方面,第一電接觸點(電極)306被配置為環,且第二半導體層402和MQW層406是在第一電接觸點下方的環形的疊層。第二電接觸點308形成在第一電接觸點306的環周內。第一半導體層404具有中心部分位元於第二電接觸點下方的圓盤形狀。如圖所示,一條溝槽形成在第一電接觸點306的環和第二電接觸點308之間。電絕緣體408填充該溝槽。
Fig. 5 is a partial cross-sectional view depicting an alternative to the LED of Fig. 4A. In this regard, the first electrical contact (electrode) 306 is configured as a ring, and the
圖6A至圖6J描繪了如美國專利9,825,202中所述的製造微型LED的步驟。為了描述的一致性,相對於生長基板定義了微型LED的頂和底表面,這是在MOCVD工藝中生長的最後一層,具有電極,底面具有可選擇性的柱。因此,用於連接基板的表面貼裝構造是底側向上的。為簡單起見,假定MOCVD疊層中的底層為n-GaN,頂層為p-GaN,但是當然,相反的結構也是可能的,可以適當選擇摻雜和電極功函數。對於GaN和GaAs變體,圖6A至6J示意性示出的示例性製造工藝流程基本上相同,過程如下。 6A to 6J depict the steps of manufacturing a micro LED as described in US Patent 9,825,202. For the consistency of description, the top and bottom surfaces of the micro LED are defined relative to the growth substrate. This is the last layer grown in the MOCVD process, with electrodes and optional pillars on the bottom surface. Therefore, the surface mount structure used to connect the substrate is bottom-side up. For simplicity, it is assumed that the bottom layer in the MOCVD stack is n-GaN and the top layer is p-GaN, but of course, the opposite structure is also possible, and the doping and electrode work function can be appropriately selected. For the GaN and GaAs variants, the exemplary manufacturing process flow schematically shown in FIGS. 6A to 6J is basically the same, and the process is as follows.
1)如上所述,LED疊層藉由MOCVD被沉積在藍寶石晶片上。可以使用其他基板,例如碳化矽(SiC)或矽,但藍寶石基板允許藉由鐳射剝離(LLO)從生長基板中移除μLED,從而使與藍寶石基板相鄰的底部器件表面的GaN分解。MQW結構被調整以產生所需的發光顏色,並且所得結構的厚度在2到7μm之間。也參見圖1A是各個層的示例。 1) As mentioned above, the LED stack is deposited on the sapphire wafer by MOCVD. Other substrates can be used, such as silicon carbide (SiC) or silicon, but the sapphire substrate allows the μLED to be removed from the growth substrate by laser lift-off (LLO), thereby decomposing the GaN on the surface of the bottom device adjacent to the sapphire substrate. The MQW structure is adjusted to produce the desired emission color, and the thickness of the resulting structure is between 2 to 7 μm. See also Figure 1A for an example of each layer.
2)電流擴散層被沉積在p-GaN表面上。成分通常是薄的NiOx介面層加上透明的導電氧化物,例如銦錫氧化物(ITO),其厚度可能為100至500奈米(nm)。 2) The current diffusion layer is deposited on the p-GaN surface. The composition is usually a thin NiO x interface layer plus a transparent conductive oxide, such as indium tin oxide (ITO), which may have a thickness of 100 to 500 nanometers (nm).
3)發光區域藉由光刻法被界定,且MOCVD疊層被蝕刻到延伸到n摻雜GaN層中的深度。取決於MOCVD結構,蝕刻深度(ZMESA)可以為300nm至2微米(μm)。通常小於1微米。 3) The light-emitting area is defined by photolithography, and the MOCVD stack is etched to a depth extending into the n-doped GaN layer. Depending on the MOCVD structure, the etching depth (Z MESA ) can be 300 nm to 2 micrometers (μm). Usually less than 1 micron.
4)μLED區域藉由光刻被界定,然後整個疊層被向下蝕刻到藍寶石基板。通常,圖案是緊密排列的微型LED陣列以最大程度地提高微型LED在一塊MOCVD晶圓上的產量。微型LED的尺寸被選擇以匹配顯示基板上的俘獲位點的寬度,並且直徑通常在15至150μm的範圍內。 4) The μLED area is defined by photolithography, and then the entire stack is etched down to the sapphire substrate. Usually, the pattern is a closely arranged micro LED array to maximize the yield of micro LEDs on a MOCVD wafer. The size of the micro LED is selected to match the width of the capture site on the display substrate, and the diameter is usually in the range of 15 to 150 μm.
5)絕緣層,可以是SU8或可光圖案化的聚醯亞胺,被沉積並被圖案化,以防止N-pad和P-pad之間發生電流洩漏。 5) The insulating layer, which can be SU8 or photo-patternable polyimide, is deposited and patterned to prevent current leakage between the N-pad and the P-pad.
6)光刻圖案被形成以防止金屬沉積在N-pad區域之外,並且金屬層被沉積以建立電極以匹配P-pad的高度。選擇第一層以匹配n摻雜的GaN的功函數,可以是10至50nm厚的Ti或Cr。藉由沉積適當厚度的金以匹配活性區薹面的高度來完成堆積。 6) A photolithography pattern is formed to prevent metal from being deposited outside the N-pad area, and a metal layer is deposited to establish an electrode to match the height of the P-pad. The first layer is selected to match the work function of n-doped GaN, which can be Ti or Cr with a thickness of 10 to 50 nm. The accumulation is completed by depositing a suitable thickness of gold to match the height of the sedge surface of the active area.
7)金屬和光阻劑藉由剝離被去除,在n-GaN接觸區域上留下堆積。 7) Metal and photoresist are removed by lift-off, leaving a buildup on the n-GaN contact area.
8)光刻被進行以防止沉積在N-pad和P-pad接觸區域之外,且金屬疊層被沉積以連接μLED接觸孔。 8) Photolithography is performed to prevent deposition outside the N-pad and P-pad contact areas, and a metal stack is deposited to connect the μLED contact holes.
a.第一金屬被選擇作為堆積物和焊料材料之間的導電層,可以是總厚度為100-200nm的鉻/金(Cr/Au)或鈦/鎳(Ti/Ni)。 a. The first metal is selected as the conductive layer between the deposit and the solder material, which can be chromium/gold (Cr/Au) or titanium/nickel (Ti/Ni) with a total thickness of 100-200nm.
b.頂層是可以黏結到基板電極上的低熔點的焊料。一種系統是錫(Sn)合金,例如錫-銦(Sn-In)、錫-銦-銀(Sn-In-Ag)、和錫-銀-銻(Sn-Ag-Sb),其中選擇的焊料金屬類似於習知的低熔點焊料材料。另一種金屬焊料系統是金/鍺(Au/Ge)。 b. The top layer is a low melting point solder that can be bonded to the substrate electrode. One system is tin (Sn) alloys, such as tin-indium (Sn-In), tin-indium-silver (Sn-In-Ag), and tin-silver-antimony (Sn-Ag-Sb), among which the selected solder The metal is similar to the conventional low melting point solder material. Another metal solder system is gold/germanium (Au/Ge).
9)多餘的金屬藉由剝離工藝被移除。 9) Excess metal is removed by a stripping process.
10)將完成的晶圓頂面側用黏合劑層黏合到臨時載體上,並藉由LLO(laser liftoff,鐳射剝離)去除藍寶石生長晶圓。 10) The top surface side of the completed wafer is bonded to the temporary carrier with an adhesive layer, and the sapphire growth wafer is removed by LLO (laser liftoff).
11)現在,μLED為底部朝上在適用於進一步處理的平面陣列中的臨時載體上。為了清楚起見,維持了基於原始生長取向來識別微型LED的頂表面和底表面的約定。 11) The μLEDs are now bottom-up on a temporary carrier in a planar array suitable for further processing. For the sake of clarity, the convention of identifying the top and bottom surfaces of the micro LED based on the original growth orientation is maintained.
12)可選地,n-GaN可被蝕刻以減小微型LED的厚度。 12) Optionally, n-GaN can be etched to reduce the thickness of the micro LED.
13)用於流體組裝的柱結構,也稱為導航龍骨,可在微型LED中心附近的底部上被製造。柱可以是圓柱形的、圓錐形的或凹入的形狀,其中柱的高度和直徑被選擇為便於在流體組裝過程中μLED的底側朝上的取向,如下麵更詳細地解釋的。 13) The column structure for fluid assembly, also called the navigation keel, can be manufactured on the bottom near the center of the micro LED. The pillars may be cylindrical, conical, or concave shapes, where the height and diameter of the pillars are selected to facilitate an upward orientation of the bottom side of the μLED during fluid assembly, as explained in more detail below.
14)最後,藉由使用合適的溶劑溶解黏合劑,完整的μLED被收集到懸浮液中。 14) Finally, by using a suitable solvent to dissolve the adhesive, the complete μLED is collected into the suspension.
由製造過程產生的微型LED均具有關鍵尺寸,例如直徑、厚度和柱高,以及電極的尺寸和排列,這些尺寸被配置為與顯示基板上的阱和電極的幾何形狀匹配,因此微型LED可與P-pad和N-pad電極組裝並結合在一起,而P-pad和N-pad電極分別連接顯示基板的行和列介面。如圖8A和圖8B所示,每個子畫素在基板上都具有以具有垂直壁(也稱為阱)的陷阱結構為中心的兩個電極。盤形的微型LED以及匹配的圓形阱和電極被簡單示出,但是可以使用諸如正方形或三角形的其他形狀,只要該形狀被設計為匹配基板中的互補形狀,使得兩個微型LED電極都電性連接正確的基板電極而不短路。 The micro LEDs produced by the manufacturing process have critical dimensions, such as diameter, thickness and column height, as well as the size and arrangement of the electrodes. These dimensions are configured to match the geometry of the wells and electrodes on the display substrate, so the micro LEDs can be compatible with The P-pad and N-pad electrodes are assembled and joined together, and the P-pad and N-pad electrodes are respectively connected to the row and column interfaces of the display substrate. As shown in FIGS. 8A and 8B, each sub-pixel has two electrodes on the substrate with a trap structure having vertical walls (also called wells) as the center. Disc-shaped micro LEDs and matching circular wells and electrodes are simply shown, but other shapes such as squares or triangles can be used, as long as the shape is designed to match the complementary shape in the substrate so that both micro LED electrodes are electrically conductive Connect the correct substrate electrode without short circuit.
藉由在顯示基板上方的液體懸浮液中分配微型LED來進行微型LED的流體組裝。懸浮液組分的一些實例包括水、醇、酮、烷烴和有機酸。流體會受到某些方式的幹擾,例如刷子或刀片,或溶劑或氣體流,從而在整個基板上產生液體流。隨著微型LED在基板上移動,隨著微型LED被捕獲並固定在基板阱結構中以創建自組裝的微型LED陣列精確定位其表面貼裝電極與基板阱中的電介面(基板電極)的接觸,會進行許多捕獲嘗試。 當流體組裝完成時,由可使用攝像頭和機器視覺演算法確定組裝成品率的現場監控系統確定,懸浮液被移除,並藉由退火以在微型LED與基板電極之間形成焊料結合來完成顯示器。流體組裝本質上是一個隨機過程,因此,根據捕集效率的統計分析來選擇裝置和捕集阱的尺寸以及組裝過程的參數。 The fluidic assembly of the micro LED is performed by distributing the micro LED in the liquid suspension above the display substrate. Some examples of suspension components include water, alcohols, ketones, alkanes, and organic acids. The fluid can be disturbed in some way, such as a brush or blade, or a solvent or gas flow, which creates a liquid flow across the substrate. As the micro LEDs move on the substrate, as the micro LEDs are captured and fixed in the substrate well structure to create a self-assembled micro LED array to accurately position the contact of its surface mount electrodes with the electrical interface (substrate electrodes) in the substrate well , Many capture attempts will be made. When the fluid assembly is completed, it is determined by the on-site monitoring system that can use the camera and machine vision algorithms to determine the assembly yield. The suspension is removed and annealed to form a solder bond between the micro LED and the substrate electrode to complete the display . Fluid assembly is essentially a random process. Therefore, the size of the device and the trap and the parameters of the assembly process are selected according to the statistical analysis of the trapping efficiency.
圖7A至圖7C描繪了懸浮介質向具有導航龍骨(支柱)的微型LED施加扭矩。眾所周知,流體速度在封閉表面從零開始拋物線增加,因此微型LED上的力隨著與基板頂表面距離的增加而增加。當懸浮液首先分佈在基板上時,在沉降到基板表面上之前微型LED可以相對快速地被分配。到達基板後,微型LED在流體流的影響下繼續移動,因此,如圖1所示,如圖7A所示的具有立柱向下的裝置經歷扭矩趨於使方向發生翻轉,使得電極朝下,立柱朝上。類似地,如果微型LED在柱向下的情況下進入阱中(圖7B),則柱會阻止盤被捕獲,並且盤上的作用力傾向於將微型LED推出阱並翻轉方向使電極向下。如果將微型LED捕獲在阱中,如圖7C所示,由於柱的橫截面較小,流體流動產生的合力要小得多,因此脫困的可能性很低。成功的流體組裝要求對微型LED進行適當的處理,以使其最穩定的配置也是與基板以正確的位置和方向結合。 Figures 7A to 7C depict the suspension medium applying torque to a micro LED with a navigation keel (pillar). It is well known that the fluid velocity increases parabolicly from zero on the closed surface, so the force on the micro LED increases with the distance from the top surface of the substrate. When the suspension is first distributed on the substrate, the micro LEDs can be dispensed relatively quickly before sinking onto the surface of the substrate. After reaching the substrate, the micro LED continues to move under the influence of the fluid flow. Therefore, as shown in FIG. 1, the device with the column downward as shown in FIG. Face up. Similarly, if the micro LED enters the well with the column down (Figure 7B), the column will prevent the disk from being trapped, and the force on the disk tends to push the micro LED out of the well and flip the direction to make the electrode downward. If the micro LED is trapped in the trap, as shown in Fig. 7C, since the cross section of the column is smaller, the resultant force generated by the fluid flow is much smaller, so the possibility of escape is very low. Successful fluid assembly requires proper handling of the micro LED so that its most stable configuration is also combined with the substrate in the correct position and orientation.
圖8A和8B分別是微型LED子畫素佈局的平面圖和局部截面圖。顯示陣列中的每個微型LED子畫素由施加到分別佈置在行線802和列線804的交叉點矩陣中的兩個電極的電壓驅動。在典型的平板顯示器製造中,行和列互連線是厚度在200至1500nm之間的鋁或銅薄膜。給定的微型LED發出的光量由外部驅動器晶片提供的電流量以及作為子畫素一部分的TFT控制電路(未示出)的電阻控制。用於製造微型LED的關鍵點在於,SM微型LED上的兩個電極須與低電阻的基板電極結合,以允許正確量的電流流過微型LED。基板電極被選擇是為了實現低電阻以及與微型LED上的焊料層相
容。在一種情況下,基板電極是200至1000nm厚的銅,以與錫基焊料層形成銅-錫金屬間化合物。當然,相反的佈置,其中在基板電極上具有焊料且在微型LED上具有金電極,也是可能的。從圖8B可以看出,成功的流體組裝要求微型LED的直徑小於阱的直徑,因此微型LED可被捕獲並與基板電極結合。
8A and 8B are a plan view and a partial cross-sectional view of the layout of the micro LED sub-pixels, respectively. Each micro LED sub-pixel in the display array is driven by a voltage applied to two electrodes arranged in a matrix of intersections of
圖9A至9E是描繪示例性阱(well)變化中的微型LED對位元元的局部橫截面圖。圖9A描繪了阱直徑稍微大於微型LED直徑,這有利於對準和結合。圖9B中,由於阱太小而導致不利的對準和結合,從而阻止了微型LED與基板之間的電性接觸。圖9C中,阱直徑太大,以至於允許LED電極引起行和列基板電極之間的短路。 Figures 9A to 9E are partial cross-sectional views depicting bit cells of a micro LED in an exemplary well change. Figure 9A depicts that the well diameter is slightly larger than the micro LED diameter, which facilitates alignment and bonding. In FIG. 9B, the poor alignment and bonding are caused because the well is too small, thereby preventing electrical contact between the micro LED and the substrate. In Figure 9C, the well diameter is too large to allow the LED electrodes to cause a short circuit between the row and column substrate electrodes.
所有這些尺寸都是使用相對習知的光刻工藝藉由光罩設計、膜厚和光阻劑曝光來控制尺寸的結果。用於堆積的沉積厚度被選擇以匹配薹面蝕刻的深度(參見圖6B),該深度定義了中心活性(發光)區,因此須藉由測量蝕刻深度來確定目標厚度。GaN蝕刻是在單個晶圓蝕刻腔室中被執行的,因此蝕刻速率在連續的晶圓之間可以相差10-20%。另外,蝕刻速率在整個晶片上不是完全均勻,從中心到邊緣還有多達10-15%的變化。結果,對於標稱目標為1微米的蝕刻,中心薹面(ZMESA)的高度差異可能高達400nm。堆積金屬的沉積通常是藉由蒸發或濺射來完成的,通常是在批次處理中將許多晶片一起加工,因此每個晶片的單獨沉積厚度是不可行的。對於這種情況,無論上述蝕刻的差異如何,都將堆積沉積的目標厚度選擇為所有晶片的ZMESA平均值,且結果對於某些晶片而言堆積的厚度太大,而對於其他晶片而言則太薄。由於GaN蝕刻和堆積金屬沉積的變化,最終結構N-pad(連接n+半導體的電極)和P-pad(連接p+半導體的電極)可能不在同一平面上。這種差異在一個微型LED到另一個微型LED之間會有所不 同,並且可能多達600nm,這可能會對微型LED和基板接觸點之間的電性連接的良率和可靠性產生明顯的負面影響。 All these dimensions are the result of using relatively conventional photolithography processes to control the dimensions through mask design, film thickness, and photoresist exposure. The deposition thickness for stacking is selected to match the depth of the sedge surface etching (see FIG. 6B), which defines the central active (luminescent) area, so the target thickness must be determined by measuring the etching depth. GaN etching is performed in a single wafer etching chamber, so the etching rate can vary by 10-20% between successive wafers. In addition, the etching rate is not completely uniform across the wafer, and there are as many as 10-15% variation from the center to the edge. As a result, for an etching with a nominal target of 1 micron, the height difference of the center sedge surface (Z MESA ) may be as high as 400 nm. The deposition of the deposited metal is usually done by evaporation or sputtering, and usually many wafers are processed together in a batch process, so the individual deposition thickness of each wafer is not feasible. In this case, regardless of the difference in the above-mentioned etching, the target thickness of the accumulation deposition is selected as the Z MESA average value of all wafers, and the result is that the accumulation thickness is too large for some wafers, while for other wafers Too thin. Due to changes in GaN etching and deposition metal deposition, the final structure N-pad (electrode connecting n+ semiconductor) and P-pad (electrode connecting p+ semiconductor) may not be on the same plane. This difference will vary from one micro LED to another micro LED, and may be as much as 600 nm, which may have a significant impact on the yield and reliability of the electrical connection between the micro LED and the substrate contact point. Negative impact.
圖9D中,周邊的微型LED之N-pad太厚,因此微型LED的中心電極(P-pad)不會與基板電介面接觸,因為N-pad和P-pad的高度不共面。結果是由於對電極平面性的控制不當而導致畫素變暗。相反,圖9E中,周邊上的N-pad相對於中心電極太“低”,導致電極與匹配的基板的電介面不完全接觸。傾斜的微型LED導致N-pad和基板電極之間的接觸被限制在一個很小的區域,而不是整個周邊。小面積的接觸會增加串聯電阻並降低電性連接的可靠性。為了防止所描述的對準和結合失效機制,以使P-pad和N-pad電極始終處於正確的相對共面高度的方式製造微型LED,以實現與基板電極的最佳接觸將是有利的。 In FIG. 9D, the N-pad of the peripheral micro LED is too thick, so the center electrode (P-pad) of the micro LED will not contact the electrical interface of the substrate because the height of the N-pad and the P-pad are not coplanar. The result is that the pixels are darkened due to improper control of the electrode flatness. On the contrary, in FIG. 9E, the N-pad on the periphery is too "low" relative to the center electrode, resulting in incomplete contact between the electrode and the electrical interface of the matching substrate. The inclined micro LED causes the contact between the N-pad and the substrate electrode to be limited to a small area, rather than the entire periphery. A small area of contact will increase the series resistance and reduce the reliability of the electrical connection. In order to prevent the described alignment and bonding failure mechanism, it would be advantageous to fabricate the micro-LEDs in such a way that the P-pad and N-pad electrodes are always at the correct relative coplanar height to achieve the best contact with the substrate electrodes.
圖10A至圖10C是基板阱和配合的微型LED的局部截面圖,示出了阱底表面墊片。發光顯示基板1000包括具有平坦的頂表面1002的支撐基板1001和包括列和行導線的陣列的LED交叉點控制矩陣。由於僅示出了一個LED,因此僅存在一對列線和行線,分別在圖8A中以804和802示出。主動和被動矩陣系統被具體解釋在先家族申請美國專利9,825,202中,其藉由引用加入本文。如以上背景技術部分中所述,發光顯示基板通常包括數百萬個LED。第一薄膜層1008覆蓋在支撐基板頂表面1002上。再次,僅示出了單個阱1010。每個阱1010具有由參考標號1012表示的凸的底表面,其中底表面具有連接相應的列線(804,見圖8A)的第一基板電極1014和連接相應的行線(802,圖8A)的第二基板電極1016。
10A to 10C are partial cross-sectional views of the substrate well and the mating micro LED, showing the spacer on the bottom surface of the well. The light emitting
第二薄膜層1018插在支撐基板頂表面1002和第一薄膜層1008之間。如圖10B和10C所示,第二薄膜層1018可以由TFT層1018a組成,該TFT層1018a包含未示出的薄膜電晶體(TFT),並且互連到一行列導線,為了使LED能工作。第二薄膜層1018也可以由一些氧化物或絕緣層構成,以第
一氧化物層1018b和第二氧化物層1018c為例。墊片1020插在支撐基板頂表面1002和第二薄膜層1018之間,在每個阱底部下方。墊片1020可以是絕緣材料,如圖10A所示,或電導體,如圖10B和10C所示。第一薄膜層阱1010每個具有直徑1022或橫截面(在非圓形LED的情況下)。墊片1020具有小於直徑1022的寬度1024和頂面1026。阱之凸的底表面1012是由於墊片頂面1026和支撐基板頂表面1002之間的高度差。
The
如所有示例中所示,第一基板電極1014是中心基板電極,其具有用於電連接微型LED的第一電介面表面1028,且第二基板電極1016是具有第二電介面表面1030的周邊基板電極,比第一電介面表面更低,這是相對於支撐基板頂表面1002所界定的,也用於電連接微型LED。如圖10B和10C明確所示,將墊片直接形成在列線上,從而形成列互連墊片1020。第一基板電極1014是覆蓋過孔1032的中心基板電極,並連接列互連墊片1020。
As shown in all examples, the
幾種方法可被用來使微型LED電極與顯示基板上的電介面結構匹配,以促進焊料結合。如圖所示,可以將附加的墊片結構添加到中心基板電極下方的基板上,以藉由墊片層的厚度使其在對外環基板電極上方升高。墊片可以由其他地方用於互連的金屬膜製成,例如鋁或銅,或者由絕緣層製成,且厚度可為50至500nm。如果墊片是導電的,則如圖所示其藉由層間電介質與中心基板電極隔離。可替代地,中心和邊緣基板電極可用具有不同厚度的層被分別製造。結果是中心電極和邊緣電極不再共面,並且高度差為Dsub=ZC-ZE(圖10A)。可以看出,當電極高度DLED=ZP-ZN等於DSUB時,基板電極結構與微型LED最匹配。因此,這種結構可在DLED<DSUB的任何情況下補償“低”P-pad(中心)電極,但以增加複雜性和可變性為代價。當然,對於具有“高”P-pad電極(DLED>0)的微型LED,該結構將具有較低的性能,並導致接觸面積減小,如圖9E所示。 Several methods can be used to match the micro-LED electrodes with the electrical interface structure on the display substrate to promote solder bonding. As shown in the figure, an additional spacer structure can be added to the substrate below the central substrate electrode, so that the thickness of the spacer layer raises it above the outer ring substrate electrode. The spacer may be made of a metal film used for interconnection elsewhere, such as aluminum or copper, or an insulating layer, and the thickness may be 50 to 500 nm. If the spacer is conductive, it is isolated from the center substrate electrode by the interlayer dielectric as shown. Alternatively, the center and edge substrate electrodes may be separately manufactured with layers having different thicknesses. The result is that the center electrode and the edge electrode are no longer coplanar, and the height difference is D sub =Z C -Z E (Figure 10A). It can be seen that when the electrode height D LED =Z P -Z N is equal to D SUB , the substrate electrode structure best matches the micro LED. Therefore, this structure can compensate for the "low" P-pad (center) electrode in any situation where D LED <D SUB, but at the cost of increased complexity and variability. Of course, for micro LEDs with "high" P-pad electrodes (D LED > 0), this structure will have lower performance and result in a reduced contact area, as shown in Figure 9E.
只要基板電極的高度通常為50至500nm,且高度差適合與微型LED介面,則可以以各種方式來製造墊片。在主動矩陣顯示器的情況下(例如圖10B),在用於製造TFT(未示出)的層上構造微型LED佈線。微型LED佈線由以行和列排列的金屬互連線組成,這些金屬互連線連接基板介面電極。為低電阻行和列互連線通常為銅或鋁,並且線的厚度為100至900nm。因此,由於金屬層被絕緣層(通常為氧化矽)隔開,因此電極連接可以彼此通過而不會發生短路。圖10B中,第一氧化物層1018b將列和行互連線(804和802,見圖8A)分開,而第二氧化物層1018c將列互連和第一基板電極分開,並且層之間的連接藉由適當放置的過孔來實現。圖10B中,位於中心基板電極下方的墊片是由與用於製造列互連線的金屬膜相同的金屬製成的,因此藉由該膜的厚度使中心基板電極被提升。圖10C中,使用替代策略,其中藉由第一氧化物層和列互連層的厚度使中心基板電極的高度增加。
As long as the height of the substrate electrode is usually 50 to 500 nm, and the height difference is suitable for interfacing with the micro LED, the spacer can be manufactured in various ways. In the case of an active matrix display (e.g., FIG. 10B), micro-LED wiring is constructed on the layer used to manufacture the TFT (not shown). The micro LED wiring is composed of metal interconnect lines arranged in rows and columns, and these metal interconnect lines are connected to the substrate interface electrodes. The low-resistance row and column interconnect lines are usually copper or aluminum, and the thickness of the line is 100 to 900 nm. Therefore, since the metal layer is separated by the insulating layer (usually silicon oxide), the electrode connections can pass through each other without short-circuiting. In FIG. 10B, the
使用上述墊片,具有“高”周邊電極的微型LED,如圖9D所示,可以成功地與圖10A,10B和10C所示的凸的阱底結構匹配。然而,即使微型LED的中心電極和周邊電極是平面的,如圖9A所示,或者微型LED中心電極比周邊電極“更高”,如圖9E所示,微型LED電極將能夠與基板電極連接,但代價是更高的電流電阻和減小的接觸面積。 Using the aforementioned spacers, a micro LED with "high" peripheral electrodes, as shown in FIG. 9D, can successfully match the convex well bottom structures shown in FIGS. 10A, 10B, and 10C. However, even if the center electrode and peripheral electrode of the micro LED are flat, as shown in Figure 9A, or the center electrode of the micro LED is "higher" than the peripheral electrode, as shown in Figure 9E, the micro LED electrode will be able to connect with the substrate electrode, But the price is higher current resistance and reduced contact area.
本文更詳細地公開了一種更簡單且更有效的方法來製造具有相等(共平面)基板介面表面的微發光二極體電極。為了避免與先蝕刻MOCVD疊層的部分然後沉積和圖案化薄膜有關的公差問題,固有地共面的MOCVD疊層有利地用作機械元件,以將N-pad電極提升到與P-pad相同的高度,確保DLED=0。GaN和AlGaInP的MOCVD生長是異質外延的過程,其中晶體結構是由基礎結構作為範本逐層建立的。與上述物理沉積過程不同,上述物理沉積過程通常會因晶粒生長而導致拓撲變化,而異質外延成功導致其表面在最多幾個原子層內局部(小於或等於微型LED直徑)平坦(平 面)。類似地,絕緣層,通常是藉由電漿增強化學氣相沉積法沉積的二氧化矽,是平滑的並且局部(如上所定義)是平面的。因此,用作表面貼裝電極的基底的第四平面基本上具有較低的可變性,通常小於10奈米。如上所述的具有低熔點焊料的表面貼裝電極沉積在第四平面上,且最終電極介面表面位於同一第五平面上。電極沉積厚度的整體可變性會導致不同厚度的微型LED,但是當局部考慮時,所有微型LED的兩個表面貼裝電極介面表面均在同一(第五個)平面上。與CVD工藝不同,金屬的物理氣相沉積(PVD)會導致焊料表面由於結塊和晶粒生長而具有一定的粗糙度。因此,最終表面的表面粗糙度可能約為10至100nm。考慮到該潛在的表面粗糙度,可以說微型LED電極介面表面具有10nm的平均第五平面公差。由於微型LED的製造使得DLED始終為零,因此圖10的墊片結構沒有優勢,且參照圖10,可以用DSUB=0來製造顯示基板。 This article discloses in more detail a simpler and more effective method to fabricate micro-light-emitting diode electrodes with equal (coplanar) substrate interface surfaces. In order to avoid the tolerance issues associated with first etching part of the MOCVD stack and then depositing and patterning the film, the inherently coplanar MOCVD stack is advantageously used as a mechanical element to elevate the N-pad electrode to the same level as the P-pad Height, make sure D LED =0. The MOCVD growth of GaN and AlGaInP is a heteroepitaxial process, in which the crystal structure is established layer by layer using the basic structure as a model. Different from the above physical deposition process, the above physical deposition process usually causes topological changes due to grain growth, and the success of heteroepitaxial growth results in the surface being locally (less than or equal to the diameter of the micro LED) flat (planar) within a few atomic layers at most. Similarly, the insulating layer, usually silicon dioxide deposited by plasma enhanced chemical vapor deposition, is smooth and partially (as defined above) planar. Therefore, the fourth plane used as the substrate of the surface mount electrode basically has low variability, usually less than 10 nanometers. The above-mentioned surface mount electrode with low melting point solder is deposited on the fourth plane, and the final electrode interface surface is located on the same fifth plane. The overall variability of electrode deposition thickness will result in micro LEDs of different thicknesses, but when considered locally, the two surface mount electrode interface surfaces of all micro LEDs are on the same (fifth) plane. Unlike the CVD process, the physical vapor deposition (PVD) of metal will cause the solder surface to have a certain roughness due to agglomeration and grain growth. Therefore, the surface roughness of the final surface may be about 10 to 100 nm. Considering this potential surface roughness, it can be said that the micro LED electrode interface surface has an average fifth plane tolerance of 10 nm. Since the manufacturing of the micro LED makes the D LED always zero, the spacer structure of FIG. 10 has no advantage, and referring to FIG. 10, D SUB =0 can be used to manufacture the display substrate.
圖11A至圖11D分別是平面SM中心發光μLED的平面圖、兩個局部截面圖和透視圖。中心發光μLED1100包括形成為基底並摻雜有n或p摻雜劑的第一摻雜半導體1102。如圖11A和11C所示,在該示例中第一摻雜半導體1102基底具有圓形的周邊,但是不限於任何特定形狀。第一摻雜半導體1102具有形成在第一平面1104中的頂表面,該第一平面1104包括與周邊1102b(由單獨的虛線區分)分開的中心平臺1102a(由虛線區分)。MQW層1106(通常形成為幾個子層)具有在第二平面1108中形成的頂表面,該頂表面覆蓋第一摻雜半導體中心平臺1102a和周邊1102b。摻雜有與在第一摻雜半導體1102中使用的摻雜劑相反的摻雜劑的第二摻雜半導體1110形成為具有在MQW層1106上方的第三平面1112中的頂表面的層。
11A to 11D are a plan view, two partial cross-sectional views, and a perspective view of a planar SM center-emitting μLED, respectively. The
電絕緣體具有形成為具有覆蓋第二摻雜半導體1110的第四表面1116中的頂表面的層的第一部分1114a,以及覆蓋劃分周邊1102b的周邊溝槽谷1118的第二部分1114b。絕緣體的關鍵功能是防止第一和第二摻雜半導
體之間的電流洩漏。第一電極1120覆蓋中心平臺,藉由中心過孔1124連接第二摻雜半導體1110,並且在第五平面1122中具有基板介面表面。第二電極具有形成在周邊溝槽谷1118上的第一部分1126a,並且藉由周邊過孔1128連接第一摻雜半導體1102。第二電極具有覆蓋在電絕緣體第一部分1114a的周邊上的第二部分1126b,並連接第二電極第一部分,且在第五平面1122中具有基板介面表面。
The electrical insulator has a
SM中心發光μLED1100還包括形成在第一摻雜半導體1102中的溝槽1130,其將中心平臺1102a與周邊1102b分開。溝槽1130和周邊溝槽谷1118具有形成在位於第一平面1104下方的第六平面1132中的頂表面。
The SM center
一方面,第一摻雜半導體1102和第二摻雜半導體1110是摻雜的GaN。或者,第一摻雜半導體1102和第二摻雜半導體1110是p摻雜的磷化鎵(p-GaP)或n摻雜的磷化銦鎵(n-GaInP)。從技術上講,摻雜的半導體也可以是n-GaP和p-GaInP,但實用性較差。
In one aspect, the first doped
儘管未明確示出,但是如本領域所公知的,GaN裝置可以可選地包括電子和空穴注入和阻擋層。在GaAs裝置的情況下,可選的p和n包覆層可被使用,這也是本領域眾所周知的。通常,對於紅色和藍色微型LED,都希望最大化電子和空穴在MQW層中的停留時間。例如僅考慮陽極側,期望防止電子離開,因此電子阻擋層(AlGaN)對導帶中的電子具有高勢壘。還希望空穴容易進入,因此可以在電子阻擋層上添加單獨的空穴注入層以消除價帶中的小的不連續性。在AlGaInP情況下,n和p包覆層具有相同的目的,但出於歷史原因,它們被稱為視窗和包覆層。如圖所示,SM中心發光μLED1100可包括由複數個周邊溝槽谷1118分隔開的複數個第一摻雜半導體周邊段1102b。在那種情況下,MQW層1106、第二摻雜半導體1110和電絕緣體第一部分1114a覆蓋每個第一摻雜半導體周邊段1102b。第二電極第一部分1126a形成在每個周邊溝槽谷1118上,並藉由相應的周邊過孔1128
連接第一摻雜半導體1102。第二電極第二部分1126b覆蓋電絕緣體第一部分1114a的分段的周邊且在第五平面1122中具有基板介面表面。
Although not explicitly shown, the GaN device may optionally include electron and hole injection and blocking layers, as is known in the art. In the case of GaAs devices, optional p and n cladding layers can be used, which is also well known in the art. Generally, for both red and blue micro LEDs, it is desirable to maximize the residence time of electrons and holes in the MQW layer. For example, considering only the anode side, it is desirable to prevent electrons from leaving, so the electron blocking layer (AlGaN) has a high barrier to electrons in the conduction band. It is also desirable for holes to enter easily, so a separate hole injection layer can be added to the electron blocking layer to eliminate small discontinuities in the valence band. In the case of AlGaInP, the n and p cladding layers have the same purpose, but for historical reasons they are called windows and cladding layers. As shown in the figure, the SM center
第一摻雜半導體1102、MQW層1106和第二摻雜半導體1110形成蝕刻疊層,蝕刻疊層具有與第一平面1104、第二平面1108和第三平面1112正交的高度1134小於2微米,並且第一、第二、第三和第四平面的平面度公差小於10奈米。如上所述,第五平面中的電極介面表面具有小於10nm的平均平面度公差。不是依靠使用薄膜堆積工藝來形成平面電極表面所固有的更大的公差,如圖6A-6J所示,本文所述的裝置使用MOCVD疊層的預先存在的平坦表面。因此,即使在晶片上的晶片之間或晶片之間的疊層蝕刻中存在差異,MOCVD平面也可用來維持最終形成的電極的基板介面之間的平坦性。簡而言之,微型LED1100、以及下面呈現的微型LED1300和1400可被描述為一種裝置,其中電極形成在蝕刻的MOCVD晶片(即蝕刻疊層)上,而沒有隨後沉積的介入的半導體層。
The first doped
在未示出的一個方面中,焊料層形成第一和第二電極介面表面的一部分,並且由諸如銦/錫(In/Sn)或金/鍺(Au/Ge)的合金製成。可替代地,第一電極和第二電極的基板介面表面是金的。可選地,如圖所示,導航龍骨或柱1136被附接到第一摻雜半導體基底底表面1138上。
In an aspect not shown, the solder layer forms part of the first and second electrode interface surfaces and is made of an alloy such as indium/tin (In/Sn) or gold/germanium (Au/Ge). Alternatively, the substrate interface surfaces of the first electrode and the second electrode are gold. Optionally, as shown in the figure, a navigation keel or
如圖11A所示,該示例性的中心發光器設計使用環形的N-pad電極的四個等間隔的島狀結構支撐段。設計中的一個關鍵因素是N-pad和P-pad電極共面。還請注意,島(周邊)結構不具有電活性,且藉由絕緣體與N-pad電極隔離,因此與N-pad電極的連接是藉由在島之間隔開的4個接觸點進行的。島的數量通常取決於微型LED的尺寸,從一到六個或更多,但是在島狀結構中設有至少一個用於與N摻雜區域接觸的開口。較少的接觸允許更大的面積用於焊料接觸基板電極,但是增加了n摻雜層中的擴散電阻。相反,島之間的開口越多,用於使微型LED與基板電極之間接觸的最終面積 越小。一方面,已經發現三個或四個島/接觸點為優選的以在串聯電阻和結合強度之間取得最佳折衷。 As shown in FIG. 11A, this exemplary central illuminator design uses four equally spaced island-like structure support segments of ring-shaped N-pad electrodes. A key factor in the design is that the N-pad and P-pad electrodes are coplanar. Please also note that the island (peripheral) structure is not electrically active and is isolated from the N-pad electrode by an insulator, so the connection to the N-pad electrode is made by 4 contact points spaced apart between the island. The number of islands usually depends on the size of the micro LED, ranging from one to six or more, but at least one opening for contact with the N-doped region is provided in the island-like structure. Fewer contacts allow a larger area for solder to contact the substrate electrodes, but increase the diffusion resistance in the n-doped layer. On the contrary, the more openings between the islands, the final area used to make the contact between the micro LED and the substrate electrode The smaller. On the one hand, it has been found that three or four islands/contact points are preferred to achieve the best compromise between series resistance and bonding strength.
本發明的工藝流程類似於上面提出的習知技術流程,其中去除了與N-pad堆積相關的照片、沉積和剝離步驟(上述步驟6和7),因此在生產具有完美共面表面貼裝電極的微型LED時降低了成本和複雜性。製造當前設計的基於GaN的微型LED的示例性工藝流程如下: The process flow of the present invention is similar to the conventional technical process proposed above, in which the photo, deposition and peeling steps related to N-pad accumulation (steps 6 and 7 above) are removed, so the production has a perfect coplanar surface mount electrode The miniature LED reduces cost and complexity. An exemplary process flow for manufacturing the currently designed GaN-based micro LED is as follows:
1)如上所述,LED疊層藉由MOCVD被沉積在藍寶石晶片上。可以使用其他基板,例如SiC或矽,但是藍寶石基板允許藉由鐳射剝離(LLO)從生長基板中移除μLED。MQW結構被調整以產生所需的發光顏色且所得結構的厚度在2到7μm之間,另請參見圖1A。 1) As mentioned above, the LED stack is deposited on the sapphire wafer by MOCVD. Other substrates can be used, such as SiC or silicon, but the sapphire substrate allows the μLED to be removed from the growth substrate by laser lift-off (LLO). The MQW structure is adjusted to produce the desired light-emitting color and the thickness of the resulting structure is between 2 and 7 μm, see also Figure 1A.
2)電流擴散層被沉積在p-GaN表面上。該成分通常是薄的(10nm或更小)NiOx介面層加上厚度可為100至500nm的透明導電氧化物,例如ITO。 2) The current diffusion layer is deposited on the p-GaN surface. The composition is usually a thin (10 nm or less) NiO x interface layer plus a transparent conductive oxide that can be 100 to 500 nm thick, such as ITO.
3)發光區域藉由光刻法被界定,且MOCVD疊層被蝕刻到延伸到n摻雜GaN層中的深度,從而形成本文中稱為“蝕刻疊層”的結構。 3) The light-emitting area is defined by photolithography, and the MOCVD stack is etched to a depth extending into the n-doped GaN layer, thereby forming a structure called "etched stack" herein.
4)藉由光刻和將整個疊層向下蝕刻到藍寶石基板來界定μLED區域。 4) Define the μLED area by photolithography and etching the entire stack down to the sapphire substrate.
5)一絕緣層,通常是厚度為100至400nm的電漿增強CVD(PECVD)的二氧化矽(SiO2),被沉積以防止裝置上電流洩漏。 5) An insulating layer, usually 100 to 400nm thick plasma enhanced CVD (PECVD) silicon dioxide (SiO2), is deposited to prevent current leakage on the device.
6)與p-GaN和n-GaN區對應的接觸點被開設在絕緣層中。 6) Contact points corresponding to the p-GaN and n-GaN regions are opened in the insulating layer.
7)光刻圖案被形成以防止金屬沉積在N-pad和P-pad接觸區域之外,且金屬疊層被沉積以連接μLED接觸孔。 7) A photolithography pattern is formed to prevent metal from being deposited outside the N-pad and P-pad contact areas, and a metal stack is deposited to connect the μLED contact holes.
a.第一金屬層被選擇為了與氧化物黏合,並且功函數與n摻雜的GaN相匹配。典型的材料是10至50nm厚的Cr。 a. The first metal layer is selected to bond with the oxide, and the work function matches the n-doped GaN. A typical material is 10 to 50nm thick Cr.
b.下一種金屬被選擇作為黏附層和焊料材料之間的導電阻擋層,可以是總厚度為100-200nm的Cr/Au或Ti/Ni。 b. The next metal is selected as the conductive barrier layer between the adhesion layer and the solder material, which can be Cr/Au or Ti/Ni with a total thickness of 100-200nm.
c.頂層是可以黏結基板電極的低熔點的焊料。一種系統是用於焊料熔化溫度的錫合金。另一種金屬系統是Au/Ge。 c. The top layer is a low melting point solder that can bond the substrate electrodes. One system is a tin alloy for the melting temperature of the solder. Another metal system is Au/Ge.
d.可替代地,微型LED可以僅接收來自步驟7a和7b的金屬,而低熔點焊料可以形成在顯示基板電極上。 d. Alternatively, the micro LED may only receive the metal from steps 7a and 7b, and the low melting point solder may be formed on the electrode of the display substrate.
8)多餘的金屬藉由剝離工藝被去除。 8) Excess metal is removed by the lift-off process.
9)將完成的晶片頂面藉由黏合劑層與臨時載體黏結,並藉由LLO移除藍寶石生長晶片。 9) The top surface of the completed chip is bonded to the temporary carrier with an adhesive layer, and the sapphire growth chip is removed by LLO.
10)現在,μLED以適合於進一步處理的平面陣列在載體晶圓上底面朝上。 10) The μLEDs are now on the carrier wafer in a planar array suitable for further processing, with the bottom side facing up.
11)可選地,n-GaN可被蝕刻以減小μLED的厚度。 11) Optionally, n-GaN can be etched to reduce the thickness of the μLED.
12)用於流體組裝的柱(導航龍骨)結構可選地被製造在μLED中心附近的底面上。柱可以是圓柱形、圓錐形或凹入的形狀,其中柱的高度和直徑經選擇以利於在流體組裝過程中μLED的底側向上的取向。 12) The column (navigation keel) structure for fluid assembly is optionally fabricated on the bottom surface near the center of the μLED. The pillars can be cylindrical, conical, or concave shapes, where the height and diameter of the pillars are selected to facilitate the orientation of the bottom side of the μLED upward during the fluid assembly process.
13)最後,藉由使用合適的溶劑溶解黏合劑,完整的μLED被收集到懸浮液中。 13) Finally, by using a suitable solvent to dissolve the adhesive, the complete μLED is collected into the suspension.
由於紅色LED是在不同的MOCVD工藝中製造的,因此針對GaAs基的裝置修改了工藝流程。裝置的形狀以及電極和柱的位置與GaN裝置的相似,但裝置的厚度可能不同。示例性處理流程如下進行: Since red LEDs are manufactured in a different MOCVD process, the process flow is modified for GaAs-based devices. The shape of the device and the positions of the electrodes and pillars are similar to that of the GaN device, but the thickness of the device may be different. The exemplary processing flow is as follows:
1)如上所述,藉由MOCVD LED疊層被沉積在GaAs晶片上。MQW結構被調整以產生所需的發光顏色,且所得結構的厚度在5到10μm之間。也參見圖2A。 1) As mentioned above, the LED stack is deposited on the GaAs wafer by MOCVD. The MQW structure is adjusted to produce the desired emission color, and the thickness of the resulting structure is between 5 and 10 μm. See also Figure 2A.
2)可選地,p-GaP可被蝕刻以減小疊層的厚度。 2) Optionally, p-GaP can be etched to reduce the thickness of the stack.
3)將完成的晶片頂面藉由黏合劑層黏結玻璃或藍寶石臨時基板上,並藉由濕蝕刻移除GaAs生長晶片。 3) The top surface of the completed wafer is bonded to the temporary substrate of glass or sapphire with an adhesive layer, and the GaAs growth wafer is removed by wet etching.
4)μLED區域藉由光刻被界定,整個疊層被蝕刻。 4) The μLED area is defined by photolithography, and the entire stack is etched.
5)發光區域藉由光刻法被界定,且MOCVD疊層被蝕刻到延伸到p摻雜的GaP層中的深度,從而形成蝕刻疊層。 5) The light-emitting area is defined by photolithography, and the MOCVD stack is etched to a depth extending into the p-doped GaP layer, thereby forming an etched stack.
6)諸如Cr/Au的金屬層被沉積在與該層的功函數匹配的p-GaP區域上。 6) A metal layer such as Cr/Au is deposited on the p-GaP region that matches the work function of the layer.
7)諸如Ti/Au的金屬層被沉積在與該層的功函數匹配的n-GaP區域上。 7) A metal layer such as Ti/Au is deposited on the n-GaP region that matches the work function of the layer.
8)沉積一層絕緣層,通常為100至400nm厚的PECVD的SiO2被沉積以防止在裝置上電流洩漏。 8) Deposit an insulating layer, usually 100 to 400 nm thick PECVD SiO 2 is deposited to prevent current leakage on the device.
9)在絕緣層中開設與p-GaP和n-GaP區域對應的接觸點。 9) Open contact points corresponding to the p-GaP and n-GaP regions in the insulating layer.
10)光刻圖案被形成以防止金屬沉積在N-pad和P-pad接觸區域之外,且金屬疊層被沉積以連接μLED接觸孔。 10) The photolithography pattern is formed to prevent metal from being deposited outside the N-pad and P-pad contact areas, and a metal stack is deposited to connect the μLED contact holes.
a.選擇第一金屬作為黏附層和焊料材料之間的導電阻擋層,其可以是總厚度為100-200nm的Cr/Au或Ti/Ni。 a. The first metal is selected as the conductive barrier layer between the adhesion layer and the solder material, which can be Cr/Au or Ti/Ni with a total thickness of 100-200 nm.
b.頂層是可黏結基板電極的低熔點的焊料。一種系統是用於降低焊料的熔化溫度的錫合金。另一種合適的低熔點金屬系統是Au/Ge。或者,該焊料層可被形成在基板電極上。 b. The top layer is a low-melting solder that can bond the electrodes of the substrate. One system is a tin alloy used to lower the melting temperature of solder. Another suitable low melting point metal system is Au/Ge. Alternatively, the solder layer may be formed on the substrate electrode.
11)多餘的金屬藉由剝離工藝被移除。 11) Excess metal is removed by a stripping process.
12)用黏合劑層將完成的晶片頂面黏合到臨時晶片上,並藉由溶解第一黏合劑移除第一臨時基板。 12) Adhere the top surface of the completed wafer to the temporary wafer with an adhesive layer, and remove the first temporary substrate by dissolving the first adhesive.
13)現在,μLEDs以適合於進一步處理的平面陣列在臨時晶片上底面朝上。 13) The μLEDs are now on the temporary wafer in a planar array suitable for further processing, with the bottom side facing up.
14)可選地,n-GaP可被蝕刻以減小微型LED的厚度。 14) Optionally, n-GaP can be etched to reduce the thickness of the micro LED.
15)用於流體組裝的柱結構可選地製造在微型LED中心附近的底部。柱可以是圓柱形的、圓錐形的或凹入的形狀,其中柱的高度和直徑選擇為利於在流體組裝過程中使微型LED的底部朝上的取向。 15) The column structure for fluid assembly is optionally fabricated at the bottom near the center of the micro LED. The pillars can be cylindrical, conical, or concave in shape, where the height and diameter of the pillars are selected to facilitate the orientation of the bottom of the micro-LED facing upward during the fluid assembly process.
16)藉由使用合適的溶劑溶解第二黏合劑,完成的微型LED被收集在懸浮液中。 16) By using a suitable solvent to dissolve the second adhesive, the completed micro LED is collected in the suspension.
圖12是示出作為電流密度的函數的通量和效率之間的關係的圖。微型LED顯示器最重要的優點之一是無機LED可以實現非常高的亮度,這使靈活性能夠使顯示器的發光性能與產品的特定解析度和亮度要求相匹配。小型可穿戴的顯示器可能只需要150-200尼特(坎德拉每平方米)亮度,而電視可能是500-1500尼特,而戶外公共資訊顯示器(PID)可能是2000-4000尼特。手機或平板電腦的小型顯示器的解析度可能超過600畫素每英寸(ppi),而大型PID顯示器的解析度可能僅為20至60ppi,因此每個微型LED的可用面積也大不相同。對於發440nm(藍光)的GaN微型LED,如圖12所示,來自微型LED的光通量在相對較寬範圍內是電流密度的近似線性函數。因此,微型LED顯示器藉由控制提供給每個子畫素的電流來調節灰度強度。微型LED的電光轉化效率(光輸出/電功率)以相對較低的通量達到峰值,然後在很寬的施加電流範圍內逐漸降低(下降)。對於顯示器操作,期望在效率峰值附近操作以最小化顯示器中散發的廢熱。但是,非常低的電流很難調節,因此給定顯示器的最佳電流密度取決於多種因素。普通照明LED在大約70安培/平方釐米(A/cm2)的高電流密度下運行,以使每個裝置的光輸出最大化,從而使每個燈泡的成本最小化。微型LED顯示器通常以較低的電流密度工作以實現更高的可靠性和更低的散熱,因此工作範圍可能在1到30A/cm2之間。影響微型LED配置選擇的其他因素包括每個彩色微型LED的效率、色域要求以及以綠色為中心的人類視覺系統的靈敏度。因此, 有利的是具有一種結構,該結構允許微型LED發光面積的調整,以平衡性能要求,同時保持固定的微型LED特性,例如柱高、厚度和直徑,這對於高產量流體組裝是至關重要的。 Figure 12 is a graph showing the relationship between flux and efficiency as a function of current density. One of the most important advantages of micro LED displays is that inorganic LEDs can achieve very high brightness, which allows flexibility to match the luminous performance of the display to the specific resolution and brightness requirements of the product. A small wearable display may only need 150-200 nits (candela per square meter) brightness, while a TV may be 500-1500 nits, and an outdoor public information display (PID) may be 2000-4000 nits. The resolution of a small display of a mobile phone or a tablet computer may exceed 600 pixels per inch (ppi), while the resolution of a large PID display may only be 20 to 60 ppi, so the usable area of each micro LED is also very different. For the 440nm (blue) GaN micro LED, as shown in Figure 12, the luminous flux from the micro LED is an approximately linear function of current density in a relatively wide range. Therefore, the micro LED display adjusts the gray scale intensity by controlling the current supplied to each sub-pixel. The electro-optical conversion efficiency (light output/electric power) of the micro LED reaches its peak at a relatively low flux, and then gradually decreases (decreases) over a wide range of applied current. For display operation, it is desirable to operate near the peak efficiency to minimize waste heat dissipated in the display. However, very low currents are difficult to adjust, so the optimal current density for a given display depends on many factors. General lighting LEDs operate at a high current density of approximately 70 amperes per square centimeter (A/cm 2 ) to maximize the light output of each device, thereby minimizing the cost of each bulb. Micro LED displays usually work at a lower current density to achieve higher reliability and lower heat dissipation, so the operating range may be between 1 to 30A/cm 2 . Other factors that affect the choice of micro LED configuration include the efficiency of each colored micro LED, color gamut requirements, and the sensitivity of the green-centric human visual system. Therefore, it is advantageous to have a structure that allows the adjustment of the light-emitting area of the micro LED to balance performance requirements while maintaining fixed micro LED characteristics such as column height, thickness and diameter, which are essential for high-throughput fluid assembly of.
圖13A和13B分別是描繪平面SM周邊發光μLED的平面圖和局部截面圖。周邊發光μLED1300包括形成為基底並摻雜有n或p摻雜劑的第一摻雜半導體1302。第一摻雜半導體1302具有形成在包括與周邊1302b分開的中心平臺1302a的第一平面1304中的頂表面。如圖13A所示,第一摻雜半導體基底是圓形的,但是其他眾所周知的幾何形狀也是可能的。具有頂表面的MQW層1306形成在覆蓋第一摻雜半導體中心平臺1302a和周邊1302b的第二平面1308中。摻雜有與用於第一摻雜半導體1302的摻雜劑相反的摻雜劑的第二摻雜半導體1310在覆蓋MQW層1306的第三平面1312中具有頂表面。
13A and 13B are a plan view and a partial cross-sectional view depicting a peripheral light emitting μLED of a plane SM, respectively. The peripheral
電絕緣體1314形成為在覆蓋第二摻雜半導體1310的第四平面1316中具有頂表面的層。第一電極1318覆蓋中心平臺1302a,並藉由中心過孔1320連接第一摻雜半導體1302。第一電極1318在第五平面1322中具有基板介面表面。第二電極1324覆蓋電絕緣體1314的周邊,並且藉由周邊過孔1326連接第二摻雜半導體1310。第二電極1324在第五平面1322中具有基板介面表面。在第一摻雜半導體1302中形成溝槽1328,該溝槽1328將中心平臺1302a與周邊1302b分開。溝槽具有形成在第一平面1302下方的第六平面1330中的頂表面。一方面,第一摻雜半導體1302和第二摻雜半導體1310是摻雜的GaN。或者,第一摻雜半導體1302和第二摻雜半導體1310是p摻雜的p-GaP或n摻雜的n-GaInP。第一摻雜半導體中心平臺1302a、MQW層1306以及第二摻雜半導體1310形成經蝕刻疊層,蝕刻疊層具有垂直於第一平面1304、第二平面1308和第三平面1312的高度1332小於2微米,且對第一、第二、第三和第四平面的平面度公差小於10奈米。第五平面中的電極介面表面的平均平面度公差也小於10nm。
The
一方面,未示出的,焊料層形成第一和第二電極介面表面的一部分,並由諸如In/Sn或Au/Ge的合金製成。或者,第一電極和第二電極的基板介面表面是金。可選地,如圖所示,導航龍骨或柱1334附接第一摻雜半導體基底底表面1336。
On the one hand, not shown, the solder layer forms a part of the first and second electrode interface surfaces and is made of an alloy such as In/Sn or Au/Ge. Alternatively, the substrate interface surface of the first electrode and the second electrode is gold. Optionally, as shown in the figure, a navigation keel or
上面描述的並且在圖11A和11C中示出的中心發光器包括:發光面積為盤狀微型LED的總表面積的10%至15%,其中微型LED的表面積平行於第一、第二和第三平面。如圖13A-13B所示,可以改變結構使得發光區域是被P-pad覆蓋的外環結構,而中心島(平臺)是對N-pad電極的機械支撐。在這個方面,發光面積可是微型LED盤表面積的約50%。這種結構的優點是連續的P-pad電極不會被接觸孔打斷,因此可以實現與基板介面電接觸點的完整360度環接觸。在這種結構中,在擴散電阻和減小平臺的面積之間進行了權衡,該擴散電阻藉由增加中心接觸面積而降低,而平臺的面積使焊料與基板電極保持接觸。 The central light emitter described above and shown in FIGS. 11A and 11C includes: a light emitting area of 10% to 15% of the total surface area of the disc-shaped micro LED, wherein the surface area of the micro LED is parallel to the first, second, and third flat. As shown in Figures 13A-13B, the structure can be changed so that the light-emitting area is an outer ring structure covered by the P-pad, and the central island (platform) is the mechanical support for the N-pad electrode. In this regard, the light-emitting area can be about 50% of the surface area of the micro LED disk. The advantage of this structure is that the continuous P-pad electrode will not be interrupted by the contact hole, so a complete 360-degree circular contact with the electrical contact point of the substrate interface can be achieved. In this structure, a trade-off is made between diffusion resistance and reducing the area of the platform, which is reduced by increasing the center contact area, and the area of the platform keeps the solder in contact with the substrate electrode.
圖14A和圖14B分別是平面SM全區域發光μLED的平面圖和局部截面圖。全區域發光μLED1400包括形成為基底且摻雜有n或p摻雜劑的第一摻雜半導體1402。儘管第一摻雜半導體基底被描繪為圓形,但是它不限於任何特定的幾何形狀。第一摻雜半導體1402具有形成在包括平臺的第一平面1404中的頂表面。MQW層1406具有在覆蓋第一摻雜半導體平臺的第二平面1408中形成的頂表面。摻雜有與第一摻雜半導體中使用的摻雜劑相反的摻雜劑的第二摻雜半導體1410形成為在覆蓋MQW層1406的第三平面1412中具有頂表面的層。具有第一部分1414a的電絕緣體形成為在覆蓋第二摻雜半導體1410的第四平面1416中具有頂表面的層。第二絕緣體1414b覆蓋第一摻雜半導體周邊溝槽谷1418。
14A and 14B are a plan view and a partial cross-sectional view of a planar SM full-area light emitting μLED, respectively. The full-area
第一電極1420覆蓋該平臺並藉由平臺過孔1423連接第二摻雜半導體1410。第一電極1420在第五平面1422中具有基板介面表面。第二電極具
有覆蓋周邊溝槽谷1418的第一部分1424a。第二電極具有覆蓋周邊溝槽谷1418的第一部分1424a,且藉由周邊過孔1426連接第一摻雜半導體1402。第二電極第二部分1424b形成為覆蓋在第五平面1422中具有基板介面表面的電絕緣體第一部分1414a的周邊。第一摻雜半導體周邊溝槽谷1418具有形成在位於第一平面1408下方的第六平面1428中的頂表面。
The
一方面,第一摻雜半導體1402和第二摻雜半導體1410是摻雜的GaN。或者,第一摻雜半導體1402和第二摻雜半導體1410是p摻雜的p-GaP或n摻雜的n-GaInP。如圖所示,SM全區域發光μLED可包括複數個第一摻雜半導體周邊溝槽谷1418。在那種情況下,第二電極第一部分1424a形成在每個周邊溝槽谷1418上,且藉由相應的周邊過孔1426連接第一摻雜半導體1402。第二電極第二部分1424b覆蓋在第五平面1422中具有基板介面表面的電絕緣體第一部分1414a的周邊部分。
In one aspect, the first doped
第一摻雜半導體1402、MQW層1406和第二摻雜半導體1410形成蝕刻疊層,該蝕刻疊層具有與第一平面1404、第二平面1408和第三平面1412正交的高度1430小於2微米,且具有第一、第二、第三和第四平面的平面度公差小於10奈米。第五平面中的電極介面表面的平均平面度公差也小於10nm。
The first doped
一方面,未示出的,焊料層形成第一和第二電極介面表面的一部分,並且由諸如銦/錫(In/Sn)或金/鍺(Au/Ge)的合金製成。或者,第一和第二電極的基板介面表面是金。可選地,如圖所示,導航龍骨或柱1432附接第一摻雜半導體基底底表面1434。
On the one hand, not shown, the solder layer forms a part of the first and second electrode interface surfaces and is made of an alloy such as indium/tin (In/Sn) or gold/germanium (Au/Ge). Alternatively, the substrate interface surfaces of the first and second electrodes are gold. Optionally, as shown in the figure, a navigation keel or
圖15A至圖15C是比較中心發光(圖11A)、周邊發光(圖13A)和全區域發光(圖14A)的微型LED的發光表面積的平面圖。如果需要大的發光面積,則圖14A的全發光器設計可被採用。活性發光區也是P-pad電極的機械支撐島,因此使活性島(平臺)中的開口(顯示3個)被形成以接觸 n-GaN區。在這種情況下,發光面積約為微型LED盤直徑的75%。對於GaAs基的裝置,與四接觸點變體相比,三接觸點幾何形狀通常更有利,因為在任何分裂平面上只有一個薄區域,從而使微型LED的機械強度更高。全發光結構的另一個優點是,對裝置周邊的蝕刻損傷對效率的影響較小。這對於AlGaInP裝置尤其重要,在該裝置中,由於蝕刻損壞而引起的表面重組會導致圍繞LED周邊的發光率降低,從而限制了小型微型LED的發光。 15A to 15C are plan views comparing the light-emitting surface area of the micro LEDs that emit light in the center (FIG. 11A ), peripheral light (FIG. 13A ), and full-area light (FIG. 14A ). If a large light-emitting area is required, the full light-emitting device design of FIG. 14A can be adopted. The active light-emitting area is also the mechanical support island of the P-pad electrode, so the openings (3 shown) in the active island (platform) are formed to contact n-GaN region. In this case, the light-emitting area is approximately 75% of the diameter of the micro-LED disc. For GaAs-based devices, the three-contact-point geometry is generally more advantageous than the four-contact-point variant, because there is only one thin area on any split plane, which makes the micro-LED's mechanical strength higher. Another advantage of the all-light-emitting structure is that the etching damage to the periphery of the device has less effect on efficiency. This is especially important for AlGaInP devices, where the surface reorganization caused by etching damage will reduce the luminous efficiency around the LED, thereby limiting the light emission of small micro LEDs.
本文所述的微型LED設計與習知MOCVD製造相容,並且有利於流體組裝以及與在同一平面上形成的表面貼裝電極的結合。所述結構的另一個好處是可以靈活地將發光面積從微型LED面積的10%更改為75%,而無需更改對於成功進行流體組裝至關重要的物理特性(直徑、厚度、側壁角度和接柱尺寸)。 The micro LED design described herein is compatible with conventional MOCVD manufacturing, and facilitates fluid assembly and combination with surface mount electrodes formed on the same plane. Another benefit of the structure is that the light-emitting area can be flexibly changed from 10% of the micro LED area to 75% without changing the physical characteristics (diameter, thickness, sidewall angle, and post) that are essential for successful fluid assembly. size).
圖16是示出用於製造SM μLED的方法的流程圖。儘管為清楚起見該方法被描述為一系列編號的步驟,但是編號不一定指示步驟的順序。應當理解,這些步驟中的一些可以被跳過,並存執行或在不要求維持嚴格順序的情況下執行。然而,通常該方法遵循所描繪步驟的數位順序。該方法始於步驟1600。
Fig. 16 is a flowchart showing a method for manufacturing an SM μLED. Although the method is described as a series of numbered steps for clarity, the numbers do not necessarily indicate the order of the steps. It should be understood that some of these steps can be skipped and executed concurrently or executed without requiring a strict order to be maintained. However, usually the method follows the digit order of the depicted steps. The method starts at
步驟1602提供了一種MOCVD LED結構,該MOCVD LED結構包括生長基板、覆蓋在包括在第一平面中具有頂表面的第一摻雜半導體的生長基板上的疊層、覆蓋在第二平面中具有頂表面的第一摻雜半導體的MQW層、以及覆蓋MQW層並在第三平面中具有頂表面的第二摻雜半導體,參見圖1A和2A。第一和第二摻雜半導體相反地摻雜有n和p摻雜劑。上面提到了可以使用的明確的半導體材料。
步驟1604蝕刻MOCVD疊層以在生長基板上形成複數個單個的晶片。步驟1606如下從每個晶片製造μLED。步驟1606a選擇性地蝕刻疊層。步驟1606b共形地沉積電絕緣體以在覆蓋蝕刻疊層的第四平面上形成頂表
面。步驟1606c選擇性地蝕刻以暴露第二摻雜半導體,從而形成第一過孔。步驟1606d選擇性地蝕刻以暴露第一摻雜半導體,從而形成第二過孔。注意:在某些情況下可在步驟1606c之前執行步驟1606d,或者在適當的光刻和圖案化之後同時執行步驟1606d。步驟1606e形成覆蓋第一過孔的第一電極,藉由第一過孔連接第二摻雜半導體,且在第五平面中具有基板介面表面。步驟1606f形成覆蓋第二過孔的第二電極,藉由第二過孔連接第一摻雜半導體,並且在第五平面中具有基板介面表面。在一些方面,步驟1606e和1606f可以以相反的循序執行或與適當的光刻和圖案化同時執行。步驟1608將製造的μLED與生長基板分離。
一方面,該方法製造中心發光μLED,在這種情況下,選擇性地蝕刻疊層(步驟1606a)包括創建被暴露第一摻雜半導體的溝槽包圍的中心平臺疊層,以及由暴露第一摻雜半導體的周邊溝槽谷分割的周邊疊層。在步驟1606b中將電絕緣體保形地沉積在經蝕刻疊層上包括形成覆蓋中心平臺疊層和周邊疊層的第四平面。在步驟1606c中選擇性地蝕刻以暴露第二摻雜半導體包括蝕刻覆蓋中心平臺疊層的電絕緣體的一部分以創建第一過孔,且在步驟1606d中選擇性地蝕刻以暴露第一摻雜半導體包括蝕刻覆蓋周邊溝槽谷的電絕緣體以創建第二過孔。然後,在步驟1606e中形成第一電極包括形成覆蓋中心平臺疊層的第一電極,藉由第一過孔連接第二摻雜半導體。在步驟1606f中形成第二電極包括:形成第二電極,該第二電極具有形成在周邊溝槽谷上的第一部分,該第一部分藉由第二過孔連接第一摻雜半導體,以及形成第二部分,該第二部分覆蓋形成在周邊疊層上的電絕緣體,具有在第五平面中的基板介面表面。
On the one hand, the method manufactures a center emitting μLED. In this case, selectively etching the stack (
另一方面,該方法藉由選擇性地蝕刻MOCVD疊層(步驟1606a)以產生藉由暴露第一摻雜半導體的溝槽而與周邊疊層分離的中心平臺疊層,來製造周邊發光μLED。在步驟1606b中保形地沉積電絕緣體包括形成
覆蓋中心平臺疊層和周邊疊層的第四平面。在步驟1606c中選擇性地蝕刻以暴露第二摻雜半導體包括:蝕刻電絕緣體的覆蓋周邊疊層的一部分以暴露第二摻雜半導體。在步驟1606d中選擇性蝕刻以暴露第一摻雜半導體包括:蝕刻電絕緣體的一部分以及中心平臺疊層中的第二摻雜半導體和MQW層的下面部分,以暴露第一摻雜半導體。在步驟1606e中形成第一電極包括形成覆蓋形成在周邊疊層上的電絕緣體上且藉由第一過孔連接第二摻雜半導體的第一電極。在步驟1606f中形成第二電極包括形成覆蓋中心平臺疊層且藉由第二過孔連接第一摻雜半導體的第二電極。
On the other hand, the method manufactures peripheral light emitting μLEDs by selectively etching the MOCVD stack (
在另一變更中,該方法藉由選擇性地蝕刻MOCVD疊層(步驟1606a)以形成平臺疊層和在平臺疊層中以暴露第一摻雜半導體的周邊溝槽谷,從而製造全區域發光μLED。步驟1606c中選擇性地蝕刻以暴露第二摻雜半導體包括:蝕刻電絕緣體覆蓋平臺疊層的一部分以暴露第二摻雜半導體。步驟1606d中選擇性地蝕刻以暴露第一摻雜半導體包括蝕刻覆蓋周邊溝槽谷的電絕緣體。步驟1606e中形成第一電極包括形成覆蓋在平臺疊層之上且藉由第一過孔連接第二摻雜半導體的第一電極。步驟1606f中形成第二電極包括:形成第二電極的第一部分,該第一部分覆蓋藉由第二過孔連接第一摻雜半導體的周邊溝槽通孔;以及形成第二部分,該第二部分覆蓋形成在平臺疊層的周邊的電絕緣體,且在第五平面中具有基板介面表面。
In another modification, the method selectively etches the MOCVD stack (
如上所述,步驟1608製成μLED具有與第一平面、第二平面和第三平面共面的最大橫截面150微米,與第一平面、第二平面和第三平面正交的平臺疊層(蝕刻疊層)高度小於2微米,以及小於10奈米的平均第五平面的平面度公差。
As described above, in
圖17是示出用於製造具有阱底表面墊片的顯示基板的方法的流程圖。儘管為清楚起見,該方法被描述為一系列編號的步驟,但是編號不一定代表步驟的順序。應當理解的,這些步驟中的一些可以被跳過、並存執 行或在不要求嚴格順序的情況下執行。然而,通常,該方法如上所述,並且通常遵循以下呈現的步驟的數位順序。 FIG. 17 is a flowchart showing a method for manufacturing a display substrate with spacers on the bottom surface of the well. Although the method is described as a series of numbered steps for clarity, the numbers do not necessarily represent the order of the steps. It should be understood that some of these steps can be skipped and executed concurrently. It can be executed without strict order. However, in general, the method is as described above, and generally follows the numerical order of the steps presented below.
該方法開始於步驟1700。步驟1702提供具有平坦頂表面的支撐基板和包括列和行導線陣列的LED交叉點控制矩陣。步驟1704形成覆蓋支撐基板頂表面的凸的阱底部結構的陣列。步驟1706形成覆蓋支撐基板頂表面和凸的阱底部結構的第一薄膜層。步驟1708形成在第一薄膜層中且暴露出凸的阱底部結構的阱。步驟1710流體沉積表面貼裝微型LED於阱中。
The method starts in
一方面,步驟1704中形成凸的阱底部結構的陣列包括:對於每個凸的阱底部結構,形成電連接對應的列線的第一基板電極和電連接對應的行線的第二基板電極。另一方面,形成第一薄膜層之前,步驟1704a形成覆蓋支撐基板頂表面的墊片的陣列。墊片可以是導電的或絕緣的材料。步驟1704b形成覆蓋墊片陣列的第二薄膜層。
On the one hand, forming the array of convex well bottom structures in
一方面,步驟1704a中形成墊片的陣列包括形成具有寬度和頂表面的墊片。然後,步驟1708中在第一薄膜層中形成阱包括形成具有大於墊片寬度的直徑(橫截面)的阱。阱的凸的底表面的形狀回應於墊片頂表面和支撐基板頂表面之間的高度差。
In one aspect, forming the array of shims in
另一方面,步驟1704中形成凸的阱底部結構的陣列包括附加的子步驟。步驟1704c形成具有用於電連接微型LED的第一電介面表面的中心第一基板電極。步驟1704d形成具有第二電介面表面的周邊第二基板電極,該第二電介面表面相對於支撐基板頂表面限定為低於第一電介面表面,用於電連接微型LED。
On the other hand, forming an array of convex well bottom structures in
又一方面,步驟1704a中形成墊片的陣列包括形成直接覆蓋(與之電接觸)列線的每個墊片,形成列互連墊片。然後,步驟1704b中形成第二薄膜層包括在覆蓋每個列互連墊片的第二薄膜層中形成過孔,且在步驟
1704c中形成中心第一基板電極包括形成覆蓋過孔且電連接列互連墊片的中心第一基板電極。
In another aspect, forming the array of pads in
步驟1710中沉積表面貼裝微型LED通常包括用具有頂部表面和基板介面表面的微型LED填充阱,該微型LED的頂表面具有中心第一電極和周邊第二電極,該基板介面表面分別連接第一基板電極和第二基板電極。一方面,微型LED具有帶有共面的基板介面表面的中心第一電極和周邊第二電極,例如上面詳細描述的中心發光、周邊發光和全區域發光微型LED。或者,微型LED可具有非共面的中心第一電極和周邊第二電極基板介面表面,如圖9D和9E所示。
The deposition of surface mount micro LEDs in
平面表面貼裝微型LED和相關的製造工藝已示出。特定的半導體材料、幾何形狀和明確的工藝步驟的示例已示出以說明本發明。然而,本發明不僅限於這些示例。所屬領域技術人員將想到本發明的其他變型和實施例。 Planar surface mount micro LEDs and related manufacturing processes have been shown. Examples of specific semiconductor materials, geometries, and specific process steps have been shown to illustrate the invention. However, the present invention is not limited to these examples. Those skilled in the art will think of other variations and embodiments of the invention.
300:SM-LED 300: SM-LED
306:第一電接觸點 306: first electrical contact
308:第二電接觸點 308: second electrical contact
402:第二半導體層 402: second semiconductor layer
404:第一半導體層 404: First semiconductor layer
406:MQW層 406: MQW layer
408:電絕緣體 408: electrical insulator
Claims (34)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/406,080 US10804426B2 (en) | 2014-10-31 | 2019-05-08 | Planar surface mount micro-LED for fluidic assembly |
US16/406080 | 2019-05-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202042412A TW202042412A (en) | 2020-11-16 |
TWI740488B true TWI740488B (en) | 2021-09-21 |
Family
ID=71761836
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109115128A TWI740488B (en) | 2019-05-08 | 2020-05-06 | Planar surface mount micro-led for fluidic assembly and method for making same |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN111477726A (en) |
TW (1) | TWI740488B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023142143A1 (en) * | 2022-01-31 | 2023-08-03 | Jade Bird Display (Shanghai) Company | Micro led, micro led array panel and manufacuturing method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050247949A1 (en) * | 2002-05-27 | 2005-11-10 | Toyota Gosei Co., Ltd. | Semiconductor light-emitting device |
US20070187702A1 (en) * | 2006-02-16 | 2007-08-16 | Samsung Electro-Mechanics Co., Ltd. | Facet extraction LED and method for manufacturing the same |
US20100096640A1 (en) * | 2007-01-05 | 2010-04-22 | Washington, University Of | Self-assembled heterogeneous integrated optical analysis system |
US20120138957A1 (en) * | 2011-08-31 | 2012-06-07 | Heejae Shim | Light emitting device |
US20130270604A1 (en) * | 2008-05-27 | 2013-10-17 | Kabushiki Kaisha Toshiba | Light emitting device and method for manufacturing same |
US20130313591A1 (en) * | 2012-05-25 | 2013-11-28 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101276871B (en) * | 2007-03-29 | 2012-08-29 | 晶元光电股份有限公司 | Photovoltaic element, backlight module apparatus and illumination device |
CN105449068A (en) * | 2014-07-28 | 2016-03-30 | 无锡华润华晶微电子有限公司 | LED chip and manufacturing method thereof |
CN107833954B (en) * | 2016-09-15 | 2020-01-24 | 伊乐视有限公司 | Display with surface mounted light emitting element |
CN109599465A (en) * | 2017-09-30 | 2019-04-09 | 展晶科技(深圳)有限公司 | LED chip construction |
-
2020
- 2020-04-27 CN CN202010346113.2A patent/CN111477726A/en active Pending
- 2020-05-06 TW TW109115128A patent/TWI740488B/en active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050247949A1 (en) * | 2002-05-27 | 2005-11-10 | Toyota Gosei Co., Ltd. | Semiconductor light-emitting device |
US20070187702A1 (en) * | 2006-02-16 | 2007-08-16 | Samsung Electro-Mechanics Co., Ltd. | Facet extraction LED and method for manufacturing the same |
US20100096640A1 (en) * | 2007-01-05 | 2010-04-22 | Washington, University Of | Self-assembled heterogeneous integrated optical analysis system |
US20130270604A1 (en) * | 2008-05-27 | 2013-10-17 | Kabushiki Kaisha Toshiba | Light emitting device and method for manufacturing same |
US20120138957A1 (en) * | 2011-08-31 | 2012-06-07 | Heejae Shim | Light emitting device |
US20130313591A1 (en) * | 2012-05-25 | 2013-11-28 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
Also Published As
Publication number | Publication date |
---|---|
CN111477726A (en) | 2020-07-31 |
TW202042412A (en) | 2020-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10643981B2 (en) | Emissive display substrate for surface mount micro-LED fluidic assembly | |
US10804426B2 (en) | Planar surface mount micro-LED for fluidic assembly | |
TWI750650B (en) | Emissive display substrate for surface mount micro-led fluidic assembly and method for making same | |
US20160104695A1 (en) | Transfer-bonding method for the light emitting device and light emitting device array | |
JP2019534565A (en) | Indium gallium nitride red light emitting diode and manufacturing method thereof | |
US11362073B2 (en) | Light emitting device including multiple transparent electrodes for display and display apparatus having the same | |
WO2019226255A1 (en) | Micro light-emitting diode display fabrication and assembly | |
WO2023071910A1 (en) | Micro-led chip structure and manufacturing method therefor | |
JP7460650B2 (en) | Light-emitting element for display and display device having same | |
TWI469382B (en) | Structure and device of light emitting diode and method for making the same | |
CN116404027A (en) | Micro-LED Micro display and preparation method thereof | |
TWI796658B (en) | Monolithic electronic device, test substrate and method of forming and testing the same | |
CN114171394A (en) | Method for manufacturing semiconductor device and semiconductor device | |
TWI740488B (en) | Planar surface mount micro-led for fluidic assembly and method for making same | |
JP2022003678A (en) | Light emitting diode | |
CN115863326B (en) | Micro light-emitting diode display device and preparation method thereof | |
US11973172B2 (en) | Subpixel light emitting diodes for direct view display and methods of making the same | |
US20230113198A1 (en) | Light emitting diodes with lattice matching sidewall passivation layer and method of making thereof | |
CN211088273U (en) | Light emitting element for display and display device having the same | |
CN114975699A (en) | Monolithic integration preparation method of full-color nitride semiconductor Micro-LED array | |
CN116565103A (en) | Micro LED micro display chip and manufacturing method thereof | |
CN116666515A (en) | Micro light-emitting diode display chip and preparation method thereof | |
CN117199211A (en) | Light emitting diode and method of manufacturing the same | |
CN117410414A (en) | Optoelectronic semiconductor component | |
CN117766658A (en) | Symmetrical LED chip and preparation method thereof |