WO2023027554A1 - 회로 기판 및 이를 포함하는 반도체 패키지 - Google Patents
회로 기판 및 이를 포함하는 반도체 패키지 Download PDFInfo
- Publication number
- WO2023027554A1 WO2023027554A1 PCT/KR2022/012827 KR2022012827W WO2023027554A1 WO 2023027554 A1 WO2023027554 A1 WO 2023027554A1 KR 2022012827 W KR2022012827 W KR 2022012827W WO 2023027554 A1 WO2023027554 A1 WO 2023027554A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- disposed
- circuit pattern
- substrate
- circuit board
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title description 186
- 239000010410 layer Substances 0.000 claims abstract description 404
- 239000011241 protective layer Substances 0.000 claims abstract description 131
- 229910000679 solder Inorganic materials 0.000 claims description 24
- 230000000149 penetrating effect Effects 0.000 claims description 12
- 239000000758 substrate Substances 0.000 description 180
- 238000000034 method Methods 0.000 description 84
- 238000000465 moulding Methods 0.000 description 59
- 230000008569 process Effects 0.000 description 56
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 42
- 229910052751 metal Inorganic materials 0.000 description 39
- 239000002184 metal Substances 0.000 description 39
- 239000010949 copper Substances 0.000 description 34
- 230000000052 comparative effect Effects 0.000 description 31
- 229910052802 copper Inorganic materials 0.000 description 30
- 238000007747 plating Methods 0.000 description 26
- 239000000126 substance Substances 0.000 description 24
- 230000006870 function Effects 0.000 description 23
- 229920000647 polyepoxide Polymers 0.000 description 23
- 239000003822 epoxy resin Substances 0.000 description 22
- 238000009713 electroplating Methods 0.000 description 20
- 239000010408 film Substances 0.000 description 20
- 239000000463 material Substances 0.000 description 18
- 230000008878 coupling Effects 0.000 description 17
- 238000010168 coupling process Methods 0.000 description 17
- 238000005859 coupling reaction Methods 0.000 description 17
- 239000011889 copper foil Substances 0.000 description 14
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 14
- 238000000926 separation method Methods 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 12
- 229920005989 resin Polymers 0.000 description 12
- 239000011347 resin Substances 0.000 description 12
- 238000007772 electroless plating Methods 0.000 description 10
- 238000012545 processing Methods 0.000 description 10
- 239000010931 gold Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 230000007423 decrease Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000011368 organic material Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 229910052709 silver Inorganic materials 0.000 description 5
- 229910052718 tin Inorganic materials 0.000 description 5
- 229920000089 Cyclic olefin copolymer Polymers 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 4
- 239000004760 aramid Substances 0.000 description 4
- 230000006835 compression Effects 0.000 description 4
- 238000007906 compression Methods 0.000 description 4
- 125000003700 epoxy group Chemical group 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 229910010272 inorganic material Inorganic materials 0.000 description 4
- 239000011147 inorganic material Substances 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229920000049 Carbon (fiber) Polymers 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N Phenol Chemical compound OC1=CC=CC=C1 ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 3
- DNIAPMSPPWPWGF-UHFFFAOYSA-N Propylene glycol Chemical compound CC(O)CO DNIAPMSPPWPWGF-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- JNDMLEXHDPKVFC-UHFFFAOYSA-N aluminum;oxygen(2-);yttrium(3+) Chemical compound [O-2].[O-2].[O-2].[Al+3].[Y+3] JNDMLEXHDPKVFC-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- IISBACLAFKSPIT-UHFFFAOYSA-N bisphenol A Chemical compound C=1C=C(O)C=CC=1C(C)(C)C1=CC=C(O)C=C1 IISBACLAFKSPIT-UHFFFAOYSA-N 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 239000004917 carbon fiber Substances 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- ZUOUZKKEUPVFJK-UHFFFAOYSA-N diphenyl Chemical compound C1=CC=CC=C1C1=CC=CC=C1 ZUOUZKKEUPVFJK-UHFFFAOYSA-N 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000004744 fabric Substances 0.000 description 3
- 238000005755 formation reaction Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 229920003986 novolac Polymers 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 239000012783 reinforcing fiber Substances 0.000 description 3
- 230000008054 signal transmission Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910019901 yttrium aluminum garnet Inorganic materials 0.000 description 3
- 239000004713 Cyclic olefin copolymer Substances 0.000 description 2
- UFWIBTONFRDIAS-UHFFFAOYSA-N Naphthalene Chemical compound C1=CC=CC2=CC=CC=C21 UFWIBTONFRDIAS-UHFFFAOYSA-N 0.000 description 2
- 239000004677 Nylon Substances 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 229920006231 aramid fiber Polymers 0.000 description 2
- 229920003235 aromatic polyamide Polymers 0.000 description 2
- 239000004305 biphenyl Substances 0.000 description 2
- 235000010290 biphenyl Nutrition 0.000 description 2
- PXKLMJQFEQBVLD-UHFFFAOYSA-N bisphenol F Chemical compound C1=CC(O)=CC=C1CC1=CC=C(O)C=C1 PXKLMJQFEQBVLD-UHFFFAOYSA-N 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 2
- 238000012993 chemical processing Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229920006336 epoxy molding compound Polymers 0.000 description 2
- 239000000835 fiber Substances 0.000 description 2
- NIHNNTQXNPWCJQ-UHFFFAOYSA-N fluorene Chemical compound C1=CC=C2CC3=CC=CC=C3C2=C1 NIHNNTQXNPWCJQ-UHFFFAOYSA-N 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 239000011256 inorganic filler Substances 0.000 description 2
- 229910003475 inorganic filler Inorganic materials 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229910000765 intermetallic Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229920001778 nylon Polymers 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 239000004417 polycarbonate Substances 0.000 description 2
- 229920000515 polycarbonate Polymers 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 238000001953 recrystallisation Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 1
- OUPZKGBUJRBPGC-UHFFFAOYSA-N 1,3,5-tris(oxiran-2-ylmethyl)-1,3,5-triazinane-2,4,6-trione Chemical compound O=C1N(CC2OC2)C(=O)N(CC2OC2)C(=O)N1CC1CO1 OUPZKGBUJRBPGC-UHFFFAOYSA-N 0.000 description 1
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 1
- KJCVRFUGPWSIIH-UHFFFAOYSA-N 1-naphthol Chemical compound C1=CC=C2C(O)=CC=CC2=C1 KJCVRFUGPWSIIH-UHFFFAOYSA-N 0.000 description 1
- HECLRDQVFMWTQS-RGOKHQFPSA-N 1755-01-7 Chemical compound C1[C@H]2[C@@H]3CC=C[C@@H]3[C@@H]1C=C2 HECLRDQVFMWTQS-RGOKHQFPSA-N 0.000 description 1
- QTWJRLJHJPIABL-UHFFFAOYSA-N 2-methylphenol;3-methylphenol;4-methylphenol Chemical compound CC1=CC=C(O)C=C1.CC1=CC=CC(O)=C1.CC1=CC=CC=C1O QTWJRLJHJPIABL-UHFFFAOYSA-N 0.000 description 1
- VPWNQTHUCYMVMZ-UHFFFAOYSA-N 4,4'-sulfonyldiphenol Chemical compound C1=CC(O)=CC=C1S(=O)(=O)C1=CC=C(O)C=C1 VPWNQTHUCYMVMZ-UHFFFAOYSA-N 0.000 description 1
- 229930185605 Bisphenol Natural products 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910008433 SnCU Inorganic materials 0.000 description 1
- 229910007116 SnPb Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 239000005354 aluminosilicate glass Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 150000003934 aromatic aldehydes Chemical class 0.000 description 1
- 150000004982 aromatic amines Chemical class 0.000 description 1
- 125000003710 aryl alkyl group Chemical group 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- 230000009918 complex formation Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 229930003836 cresol Natural products 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 150000002576 ketones Chemical class 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- VNWKTOKETHGBQD-UHFFFAOYSA-N methane Chemical compound C VNWKTOKETHGBQD-UHFFFAOYSA-N 0.000 description 1
- 238000003801 milling Methods 0.000 description 1
- 125000001624 naphthyl group Chemical group 0.000 description 1
- 239000004843 novolac epoxy resin Substances 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 150000002989 phenols Chemical class 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 229920003192 poly(bis maleimide) Polymers 0.000 description 1
- -1 polyethylene terephthalate Polymers 0.000 description 1
- 239000012779 reinforcing material Substances 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- FZHAPNGMFPVSLP-UHFFFAOYSA-N silanamine Chemical compound [SiH3]N FZHAPNGMFPVSLP-UHFFFAOYSA-N 0.000 description 1
- 239000005361 soda-lime glass Substances 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000005341 toughened glass Substances 0.000 description 1
- 239000013585 weight reducing agent Substances 0.000 description 1
- 230000002087 whitening effect Effects 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
Definitions
- An embodiment relates to a circuit board, and more particularly, to a circuit board capable of improving adhesion between a pad and a post bump and a semiconductor package including the same.
- the line width of circuits is miniaturized.
- the circuit line width of a package substrate or circuit board on which semiconductor elements are mounted is miniaturized to several micrometers or less.
- an embedded trace substrate (hereinafter referred to as 'ETS') method in which copper foil is buried in an insulating layer and embedded is used in the related art.
- the ETS method is advantageous in miniaturizing the circuit pitch because there is no circuit loss due to etching because the copper foil circuit is manufactured by embedding it in the insulating layer instead of forming it on the surface of the insulating layer.
- such a circuit board includes a semiconductor device mounted or an electrode for connection with an external board.
- the electrode part is also referred to as a metal post.
- the electrode part is formed by performing electrolytic plating on the circuit pattern disposed on the uppermost or lowermost side of the circuit board.
- a seed layer for electrolytic plating of the electrode part is disposed between the circuit pattern and the electrode part.
- the seed layer of the conventional circuit board is formed by an electroless chemical copper plating process, adhesion to the protective layer is low, and thus the seed layer is detached from the circuit board.
- the conventional circuit board as described above has a structure in which the circuit pattern and the electrode part are connected through a seed layer, which is an electroless chemical plating layer, and thus, there is a problem in that the electrode part is detached from the circuit pattern.
- a circuit board having a new structure and a package board including the circuit board are provided.
- circuit board having improved adhesion between a circuit pattern and an electrode unit and a package substrate including the circuit board.
- an embodiment is intended to provide a circuit board capable of reducing the width of an electrode unit and thereby reducing a pitch between a plurality of electrode units, and a package substrate including the circuit board.
- a circuit board includes an insulating layer; a first circuit pattern disposed on the insulating layer; a first protective layer disposed on the insulating layer and including an opening vertically overlapping an upper surface of the first circuit pattern; a first connecting portion disposed within the opening; and an electrode portion disposed on the first connection portion, wherein a width of an upper surface of the electrode portion is smaller than a width of an opening of the first protective layer.
- the first connection portion includes solder.
- the electrode part does not vertically overlap the first passivation layer.
- the connecting portion does not vertically overlap the first protective layer.
- the width of the upper surface of the electrode part is equal to the width of the lower surface of the electrode part.
- a penetrating portion penetrating the insulating layer is included.
- connection part may include a first part disposed between the upper surface of the first circuit pattern and the lower surface of the electrode part, extending upward from the first part, and forming a gap between the side surface of the electrode part and the opening of the first protective layer. and a second portion disposed between the inner walls.
- the second portion of the connection part does not contact the upper surface of the first protective layer.
- the uppermost end of the second part of the connection part is located on the same plane as the upper surface of the first protective layer.
- an uppermost end of the second portion of the connection part is positioned lower than an upper surface of the first protective layer.
- a first molding layer is disposed on the first protective layer and covers side surfaces of the electrode part, and the electrode part passes through the first molding layer.
- the insulating layer includes a plurality of insulating layers, the first circuit pattern protrudes over the top surface of the uppermost insulating layer disposed on the uppermost side of the plurality of insulating layers, and the second circuit pattern is the plurality of insulating layers. It is embedded in the lowermost insulating layer disposed on the lowermost side of the layers.
- the semiconductor package according to the embodiment includes an insulating layer; a first circuit pattern disposed on the insulating layer and including a first pad and a second pad; a first protective layer disposed on the insulating layer and including an opening vertically overlapping upper surfaces of the first pad and upper surfaces of the second pad; a first connection portion disposed on an upper surface of the first pad vertically overlapping the opening; an electrode portion disposed on an upper surface of the first connection portion and having a width smaller than that of the opening of the first protective layer; a second connector disposed on an upper surface of the second pad vertically overlapping the opening; and a semiconductor device mounted on the second connection part.
- the semiconductor package includes a first molding layer disposed on the insulating layer and covering side surfaces of the electrode part, the first molding layer includes a cavity in a region vertically overlapping the chip, A chip is disposed within the cavity of the first molding layer.
- the semiconductor package includes a second molding layer disposed in the cavity of the first molding layer to cover the chip.
- first molding layer and the second molding layer include different insulating materials.
- the semiconductor package may include a second circuit pattern disposed on a lower surface of the insulating layer; a second passivation layer disposed on a lower surface of the insulating layer and including an opening vertically overlapping the lower surface of the second circuit pattern; and a third connection portion disposed on a lower surface of the second circuit pattern vertically overlapping the opening of the second protective layer.
- the semiconductor package may include a fourth connection part disposed on an upper surface of the electrode part; and an external substrate coupled to the fourth connection part.
- a circuit board includes an electrode part.
- the electrode part may function as a mounting part on which a chip is mounted, or an attachment part to which an external substrate is attached.
- the electrode part may also be referred to as a post bump.
- the electrode unit may be disposed on the first circuit pattern with a predetermined height.
- a first connection part is disposed between the electrode part and the first circuit pattern.
- the first connection part is a bonding layer for bonding the electrode part on the first circuit pattern.
- the seed layer of the electrode unit is disposed between the first circuit pattern and the electrode unit.
- the seed layer of the electrode unit is not disposed between the first circuit patterns of the electrode unit.
- the electrode part and the first circuit pattern have a structure in which they are interconnected through a first connection part such as solder paste. Accordingly, in the embodiment, physical and electrical reliability of the circuit board can be improved by replacing the seed layer, which is the chemical copper plating layer of the comparative example, with the first connector.
- the electrode part is formed using a connection part having a higher metal density than the chemical copper plating layer, it is possible to prevent the connection part from being damaged by an external impact, thereby improving physical reliability. .
- the electrode part is formed using a connection part having a higher adhesion to the protective layer compared to the chemical copper plating layer, it is possible to solve the problem of separation of the connection part and the electrode part from the circuit board, thereby solving the physical problem.
- electrical reliability may be improved.
- the desmear process required in the process of forming the electrode part using the chemical copper plating layer in the comparative example can be omitted, and accordingly, surface contamination of the protective layer that may occur in the desmear process can solve the problem
- the electrode part of the embodiment is formed on a separate electrode substrate and the connection part is bonded to the first circuit board as a bonding layer. Accordingly, there is no restriction in forming the width of the electrode part.
- the width of the dry film exposure and development according to the width of the opening of the protective layer had to be considered, and accordingly, the width of the upper surface of the electrode part was larger than the width of the lower surface.
- the width of the upper surface and the width of the lower surface of the electrode unit may be kept the same.
- the width of the upper and lower surfaces of the electrode unit may be smaller than the width of the opening of the protective layer. Accordingly, in the embodiment, it is possible to reduce the separation distance between the plurality of electrode units. Through this, in the embodiment, the circuit density of the circuit board can be improved, and furthermore, the size of the circuit board in the horizontal direction or the size in the vertical direction can be reduced.
- FIG. 1 is a diagram illustrating a circuit board according to a comparative example.
- FIG. 2A is a cross-sectional view illustrating a semiconductor package according to a first embodiment.
- 2B is a cross-sectional view illustrating a semiconductor package according to a second embodiment.
- 2C is a cross-sectional view illustrating a semiconductor package according to a third embodiment.
- 2D is a cross-sectional view of a semiconductor package according to a fourth embodiment.
- 2E is a cross-sectional view illustrating a semiconductor package according to a fifth embodiment.
- 2F is a cross-sectional view illustrating a semiconductor package according to a sixth embodiment.
- 2G is a cross-sectional view illustrating a semiconductor package according to a seventh embodiment.
- FIG. 3 is a diagram illustrating a circuit board according to an embodiment.
- FIG. 4 is an enlarged view of the electrode part of FIG. 3 according to the first embodiment.
- FIG. 5 is an enlarged view of the electrode part of FIG. 3 according to a second embodiment.
- FIG. 6 is a view showing a package substrate according to the first embodiment.
- FIG. 7 is a view showing a package substrate according to a second embodiment.
- FIG 8 is a view showing a package substrate according to a third embodiment.
- 9 to 22 are diagrams for explaining a manufacturing method of the circuit board shown in FIG. 3 in process order.
- the technical idea of the present invention is not limited to some of the described embodiments, but may be implemented in a variety of different forms, and if it is within the scope of the technical idea of the present invention, one or more of the components among the embodiments can be selectively implemented. can be used by combining and substituting.
- the singular form may also include the plural form unless otherwise specified in the phrase, and when described as "at least one (or more than one) of A and (and) B and C", A, B, and C are combined. may include one or more of all possible combinations. Also, terms such as first, second, A, B, (a), and (b) may be used to describe components of an embodiment of the present invention.
- top (top) or bottom (bottom) is not only a case where two components are in direct contact with each other, but also one A case in which another component above is formed or disposed between two components is also included.
- up (up) or down (down) it may include the meaning of not only an upward direction but also a downward direction based on one component.
- FIG. 1 is a diagram illustrating a circuit board according to a comparative example.
- the circuit board of the comparative example has an embedded trace substrate (ETS) structure.
- the circuit board of the comparative example includes first and second outermost circuit patterns disposed on an uppermost side and a lowermost side.
- one of the first and second outermost circuit patterns has a structure in which at least a portion is buried in the insulating layer, and the other has a structure protruding from the surface of the insulating layer.
- the circuit board of the comparative example includes the insulating layer 10 .
- a first circuit pattern 20 is disposed on the upper surface of the insulating layer 10 .
- the second circuit pattern 30 is disposed on the lower surface of the insulating layer 10 .
- the insulating layer 10 may have a single-layer structure, or may have a plurality of layers differently.
- the first circuit pattern 20 may be disposed on a lower surface of the uppermost insulating layer among the insulating layers having the multi-layered structure.
- the second circuit pattern 30 may be disposed on a lower surface of the lowermost insulating layer among the insulating layers having the multi-layered structure.
- the first circuit pattern 20 may have a structure protruding from the upper surface of the insulating layer 10 .
- the second circuit pattern 30 may have a structure buried in the insulating layer 10 .
- at least a portion of a side surface of the second circuit pattern 30 may be covered with the insulating layer 10 .
- the circuit board of the comparative example includes a through portion 25 penetrating the insulating layer 10 .
- the through portion 25 may also be referred to as a 'via' or through electrode passing through the insulating layer 10 .
- the penetrating portion 25 penetrates the insulating layer, and accordingly, the first circuit pattern 20 disposed on the upper surface of the insulating layer 10 and the second circuit pattern disposed on the lower surface of the insulating layer 10 It may have a structure that electrically connects the pattern 30 .
- the upper surface of the through part 25 may be directly connected to the lower surface of the first circuit pattern 20
- the lower surface of the through part 25 may be directly connected to the upper surface of the second circuit pattern 30 .
- the circuit board of the comparative example includes the electrode part 50 .
- the electrode part 50 may be disposed at a certain height on the upper surface of the first circuit pattern 20 .
- the circuit board of the comparative example includes a first protective layer 60 disposed on an upper surface of the insulating layer 10 and a second protective layer 70 disposed on a lower surface of the insulating layer 10 .
- the first protective layer 60 and the second protective layer 70 may be solder resist.
- the first protective layer 60 may protect the upper surface of the insulating layer 10 and the upper surface of the first circuit pattern 20 .
- the second protective layer 70 may protect the lower surface of the insulating layer 10 and the lower surface of the second circuit pattern 30 .
- the first protective layer 60 may include a first opening vertically overlapping the upper surface of the first circuit pattern 20 .
- the first circuit pattern 20 may include a first pad.
- the first protective layer 60 may include a first opening vertically overlapping the top surface of the first pad of the first circuit pattern 20 .
- a width of the first opening may be smaller than a width of the first pad of the first circuit pattern 20 . Accordingly, at least a portion of the upper surface of the first pad of the first circuit pattern 20 may be covered with the first protective layer 60 .
- the second protective layer 70 includes a second opening vertically overlapping the lower surface of the second circuit pattern 30 .
- the electrode part 50 is disposed on the upper surface of the first circuit pattern 20 vertically overlapping the first opening of the first protective layer 60 .
- the electrode part 50 may be formed with a certain height by performing electrolytic plating on the first circuit pattern 20 .
- a seed layer 40 is disposed between the electrode part 50 and the first circuit pattern 20 .
- the seed layer 40 may be a chemical copper plating layer formed through an electroless plating process.
- the electrode part 50 and the first circuit pattern 20 are physically and/or electrically connected to each other using the seed layer 40 as a connection layer.
- the seed layer 40 is the upper surface of the first circuit pattern 20 vertically overlapping the first opening of the first protective layer 60 and the inner wall of the first opening of the first protective layer 60. , and disposed on the upper surface of the first protective layer 60, respectively.
- the circuit board of this comparative example has a problem in that the physical reliability or electrical reliability of the electrode unit 50 is low.
- the electrode part 50 should have a certain height, and accordingly, it may be formed by electroless plating. Accordingly, the electrode part 50 is formed by electroplating, and for this, a seed layer for electrolytic plating of the electrode part 50 is disposed between the electrode part 50 and the first circuit pattern 20. do.
- the seed layer 40 before proceeding with the electroplating of the electrode part 50 is the entire upper surface of the first protective layer 60 in the state in which the first protective layer 60 is formed, the first They are respectively disposed on the inner wall of the opening and the upper surface of the first circuit pattern 20 .
- a process of removing a portion of the seed layer 40 is performed.
- a process of removing an area that does not vertically overlap with the electrode part 50 from among the entire area of the seed layer 40 is performed.
- the process of removing the seed layer 40 includes a desmear process.
- the desmear process when the desmear process is performed, there is a problem that the upper surface of the first protective layer 60 is contaminated by the solution used in the desmear process. For example, when the desmear process is performed, a whitening phenomenon in which the surface of the first passivation layer 60 turns white by the solution occurs, thereby damaging the aesthetics of the circuit board. .
- the seed layer 40 as described above is a chemical copper plating layer formed by electroless plating. And, the chemical copper plating layer has a porous structure.
- the porous structure has a low density of metal, and accordingly, there is a problem in that cracks easily occur due to external impact or other physical forces. Accordingly, in the comparative example, a crack is generated in the seed layer 40 due to an external impact, and thus damage is transmitted to the electrode part 50, thereby causing a durability problem in which the electrode part 50 is destroyed. can happen
- the seed layer 40 has low adhesion or bonding strength with the first protective layer 60 formed of the solder resist. Accordingly, in the state in which the electrode part 50 is formed, there is a problem in that the seed layer 40 is detached from the first protective layer 60, and thus the electrode part 50 is formed in the first circuit. As the pattern 20 separates, physical reliability and electrical reliability problems may occur.
- the width of the upper surface and the width of the lower surface are different from each other.
- the width of the upper surface of the electrode part 50 is larger than the width of the first opening of the first protective layer 60 . That is, for the electroplating of the electrode part 50, a dry film (not shown) is formed on the seed layer 40, and thus a second opening corresponding to the electrode part 50 is formed in the dry film. should form At this time, the dry film is in a state of being disposed on the first protective layer 60 in which the first opening is formed, and thus the second opening of the dry film is the width of the first opening of the first protective layer 60. have a larger width.
- the width of the upper surface of the electrode unit 50 has a larger width than the width of the first opening of the first protective layer 60, and accordingly, on the upper surface of the first protective layer 60 in the longitudinal direction or It has an extended formation in the width direction. Accordingly, in the circuit board of the comparative example, there is a limit to reducing the width of the electrode unit 50, and thus, as the pitch between the plurality of electrode units increases, the circuit density decreases.
- the seed layer of the electrode part disposed between the first circuit pattern and the electrode part can be removed.
- the chemical copper plating layer between the first circuit board and the electrode part can be removed.
- the width of the upper surface of the electrode part is smaller than the width of the first opening of the first protective layer.
- the width of the upper surface of the electrode part is equal to the width of the lower surface.
- the electronic device includes a main board (not shown).
- the main board may be physically and/or electrically connected to various components.
- the main board may be connected to the semiconductor package of the embodiment.
- Various semiconductor devices may be mounted on the semiconductor package.
- the semiconductor device may include an active device and/or a passive device.
- the active element may be a semiconductor chip in the form of an integrated circuit (IC) in which hundreds to millions of elements are integrated into a single chip.
- the semiconductor device may be a logic chip, a memory chip, or the like.
- the logic chip may be a central processor (CPU), a graphic processor (GPU), or the like.
- the logic chip is an application processor (AP) chip including at least one of a central processor (CPU), a graphics processor (GPU), a digital signal processor, a cryptographic processor, a microprocessor, a microcontroller, or an analog-digital It could be a converter, an application-specific IC (ASIC), etc., or a chip set containing a specific combination of the ones listed above.
- AP application processor
- the memory chip may be a stack memory such as HBM. Also, the memory chip may include a memory chip such as a volatile memory (eg, DRAM), a non-volatile memory (eg, ROM), or a flash memory.
- a volatile memory eg, DRAM
- a non-volatile memory eg, ROM
- a flash memory e.g., NAND
- the product group to which the semiconductor package of the embodiment is applied includes CSP (Chip Scale Package), FC-CSP (Flip Chip-Chip Scale Package), FC-BGA (Flip Chip Ball Grid Array), POP (Package On Package), and SIP ( System In Package), but is not limited thereto.
- the electronic device includes a smart phone, a personal digital assistant, a digital video camera, a digital still camera, a vehicle, a high-performance server, and a network system. ), computer, monitor, tablet, laptop, netbook, television, video game, smart watch, automotive etc.
- a smart phone a personal digital assistant
- a digital video camera a digital still camera
- vehicle a high-performance server
- a network system a network system.
- computer monitor, tablet, laptop, netbook, television, video game, smart watch, automotive etc.
- it is not limited thereto, and may be any other electronic device that processes data in addition to these.
- a semiconductor package including a circuit board according to an embodiment will be described.
- a semiconductor package according to an embodiment may have various package structures including a circuit board to be described later.
- the circuit board may be a first board described below.
- circuit board in another embodiment may be a second board described below.
- FIG. 2A is a cross-sectional view of a semiconductor package according to a first embodiment
- FIG. 2B is a cross-sectional view of a semiconductor package according to a second embodiment
- FIG. 2C is a cross-sectional view of a semiconductor package according to a third embodiment
- FIG. 2D is a cross-sectional view of a semiconductor package according to a third embodiment.
- FIG. 2E is a cross-sectional view of a semiconductor package according to a fifth embodiment
- FIG. 2F is a cross-sectional view of a semiconductor package according to a sixth embodiment
- FIG. 2G is a cross-sectional view of a semiconductor package according to a sixth embodiment. It is a cross-sectional view showing a semiconductor package according to the seventh embodiment.
- the semiconductor package of the first embodiment may include a first substrate 1100 , a second substrate 1200 and a semiconductor device 1300 .
- the first substrate 1100 may mean a package substrate.
- the first substrate 1100 may provide a space to which at least one external substrate is coupled.
- the external substrate may refer to a second substrate 1200 coupled to the first substrate 1100 .
- the external substrate may refer to a main board included in an electronic device coupled to a lower portion of the first substrate 1100 .
- the first substrate 1100 may provide a space in which at least one semiconductor device is mounted.
- the first substrate 1100 may include at least one insulating layer, an electrode disposed on the at least one insulating layer, and a through electrode penetrating the at least one insulating layer.
- a second substrate 1200 may be disposed on the first substrate 1100 .
- the second substrate 1200 may be an interposer.
- the second substrate 1200 may provide a space in which at least one semiconductor device is mounted.
- the second substrate 1200 may be connected to the at least one semiconductor device 1300 .
- the second substrate 1200 may provide a space in which the first semiconductor element 1310 and the second semiconductor element 1320 are mounted.
- the second substrate 1200 electrically connects the first and second semiconductor elements 1310 and 1320 to each other, and connects the first and second semiconductor elements 1310 and 1320 to the first substrate ( 1100) can be electrically connected. That is, the second substrate 1200 may perform a function of horizontal connection between a plurality of semiconductor devices and a function of vertical connection between a semiconductor device and a package substrate.
- FIG. 2A it is illustrated that two semiconductor devices 1310 and 1320 are disposed on the second substrate 1200, but it is not limited thereto.
- one semiconductor element may be disposed on the second substrate 1200, or three or more semiconductor elements may be disposed differently.
- the second substrate 1200 may be disposed between the at least one semiconductor element 1300 and the first substrate 1100 .
- the second substrate 1200 may be an active interposer functioning as a semiconductor device.
- the semiconductor package according to the embodiment may have a stacked structure in a vertical direction on the first substrate 1100 and may have functions of a plurality of logic chips. Having a function of a logic chip may mean having functions of an active element and a passive element. In the case of an active element, unlike a passive element, characteristics of current and voltage may not be linear, and in the case of an active interposer, it may have a function of an active element.
- the active interposer may perform a signal transmission function between a second logic chip disposed thereon and the first substrate 1100 while serving as a corresponding logic chip.
- the second substrate 1200 may be a passive interposer.
- the second substrate 1200 may function as a signal relay between the semiconductor element 1300 and the first substrate 1100, and may function as a passive element such as a resistor, capacitor, or inductor.
- the number of terminals of the semiconductor device 1300 is gradually increasing due to 5G, the Internet of Things (IOT), an increase in image quality, and an increase in communication speed. That is, the number of terminals provided in the semiconductor device 1300 increases, and as a result, the width of the terminal or the distance between the plurality of terminals decreases.
- the first substrate 1100 may be connected to the main board of the electronic device.
- the second substrate 1200 may be disposed on the first substrate 1100 and the semiconductor device 1300 . Also, the second substrate 1200 may include electrodes having minute widths and intervals corresponding to terminals of the semiconductor device 1300 .
- the semiconductor device 1300 may be a logic chip or a memory chip.
- the logic chip may be a central processor (CPU), a graphic processor (GPU), or the like.
- the logic chip is an AP including at least one of a central processor (CPU), a graphics processor (GPU), a digital signal processor, a cryptographic processor, a microprocessor, and a microcontroller, or an analog-to-digital converter, an ASIC (application -specific IC), etc., or a chip set including a specific combination of those listed above.
- the memory chip may be a stack memory such as HBM.
- the memory chip may include a memory chip such as a volatile memory (eg, DRAM), a non-volatile memory (eg, ROM), or a flash memory.
- the semiconductor package of the first embodiment may include a connection part.
- the semiconductor package may include a first connector 1410 disposed between the first substrate 1100 and the second substrate 1200 .
- the first connector 1410 may electrically connect the first substrate 1100 and the second substrate 1200 while coupling them.
- the semiconductor package may include a second connector 1420 disposed between the second substrate 1200 and the semiconductor device 1300 .
- the second connector 1420 may electrically connect the semiconductor elements 1300 to the second substrate 1200 while coupling them.
- the semiconductor package may include a third connector 1430 disposed on a lower surface of the first substrate 1100 .
- the third connector 1430 may electrically connect the first board 1100 to the main board while coupling them.
- the first connection part 1410, the second connection part 1420, and the third connection part 1430 electrically connect between the plurality of components using at least one bonding method among wire bonding, solder bonding, and direct bonding between metals.
- the semiconductor package is soldered or It may be understood as a part that is electrically connected rather than a wire.
- the wire bonding method may mean electrically connecting a plurality of components using a conductive wire such as gold (Au). Also, in the solder bonding method, a plurality of components may be electrically connected using a material including at least one of Sn, Ag, and Cu.
- the direct bonding method between metals may mean recrystallization by applying heat and pressure between a plurality of components without solder, wire, conductive adhesive, etc., and through this, directly bonding between the plurality of components. .
- the direct bonding method between metals may refer to a bonding method using the second connector 1420 . In this case, the second connection portion 1420 may refer to a metal layer formed between a plurality of components by recrystallization.
- the first connection part 1410, the second connection part 1420, and the third connection part 1430 may couple a plurality of components to each other by a thermal compression bonding method.
- the thermal compression bonding method may refer to a method of directly coupling a plurality of components by applying heat and pressure to the first connector 1410 , the second connector 1420 , and the third connector 1430 .
- protrusions are disposed on electrodes on which the first connection part 1410, the second connection part 1420, and the third connection part 1430 are disposed. It can be.
- the protrusion may protrude outward from the first substrate 1100 or the second substrate 1200 .
- the protruding portion may be referred to as an electrode portion described in the following circuit board.
- the protrusion may be referred to as a bump.
- the protrusion may also be referred to as a post.
- the protrusion may also be referred to as a pillar.
- the protruding portion may refer to an electrode of the second substrate 1200 on which the second connector 1420 for coupling with the semiconductor element 1300 is disposed. That is, as the pitch of the terminals of the semiconductor element 1300 is miniaturized, a short circuit may occur between the plurality of second connectors 1420 respectively connected to the plurality of terminals of the semiconductor element 1300 by a conductive adhesive such as solder. there is.
- thermal compression bonding may be performed to reduce the volume of the second connection part 1420 .
- the interposer and/or the interposer and/or the substrate are prevented from diffusing the intermetallic compound (IMC) formed between the protrusion and the conductive adhesive such as matching, diffusing power, and the protrusion.
- the electrode of the second substrate 1200 on which the second connection part 1420 is disposed may include a protrusion.
- the semiconductor package of the second embodiment may differ from the semiconductor package of the first embodiment in that the connecting member 1210 is disposed on the second substrate 1200 .
- the connection member 1210 may be referred to as a bridge substrate.
- the connection member 1210 may include a redistribution layer.
- the connection member 1210 may function to electrically connect a plurality of semiconductor devices to each other horizontally.
- the connection member 1210 may include a redistribution layer. Since the semiconductor package and the semiconductor device have a large difference in the width or width of the circuit pattern, a buffering role of the circuit pattern for electrical connection is required.
- the buffering role may mean having an intermediate size between the width or width of a circuit pattern of a semiconductor package and the width or width of a circuit pattern of a semiconductor device, and the redistribution layer serves as the buffer.
- the connecting member 1210 may be a silicon bridge. That is, the connecting member 1210 may include a silicon substrate and a redistribution layer disposed on the silicon substrate.
- the connecting member 1210 may be an organic bridge.
- the connecting member 1210 may include an organic material.
- the connecting member 1210 may include an organic substrate containing an organic material instead of the silicon substrate.
- connection member 1210 may be embedded in the second substrate 1200, but is not limited thereto.
- the connecting member 1210 may have a structure protruding from the second substrate 1200 and may be disposed.
- the second substrate 1200 may include a cavity, and the connecting member 1210 may be disposed in the cavity of the second substrate 1200 .
- the connecting member 1210 may horizontally connect a plurality of semiconductor devices disposed on the second substrate 1200 .
- the semiconductor package according to the third embodiment may include a second substrate 1200 and a semiconductor device 1300 .
- the semiconductor package of the third embodiment may have a structure in which the first substrate 1100 is omitted compared to the semiconductor package of the second embodiment.
- the second substrate 1200 according to the third embodiment may function as a package substrate while serving as an interposer.
- the first connector 1410 disposed on the lower surface of the second substrate 1200 may couple the second substrate 1200 to the main board of the electronic device.
- a semiconductor package according to the fourth embodiment may include a first substrate 1100 and a semiconductor device 1300 .
- the semiconductor package of the fourth embodiment may have a structure in which the second substrate 1200 is omitted compared to the semiconductor package of the second embodiment.
- the first substrate 1100 may function as a package substrate and connect between the semiconductor device 1300 and the main board.
- the first substrate 1100 may include a connecting member 1110 for connecting a plurality of semiconductor devices.
- the connecting member 1110 may be a silicon bridge or an organic material bridge connecting a plurality of semiconductor devices.
- the semiconductor package of the fifth embodiment may further include a third semiconductor element 1330 compared to the semiconductor package of the fourth embodiment.
- a fourth connector 1440 may be disposed on the lower surface of the first substrate 1100 .
- a third semiconductor element 1330 may be disposed on the fourth connection part 1400 . That is, the semiconductor package of the fifth embodiment may have a structure in which semiconductor devices are mounted on upper and lower sides, respectively.
- the third semiconductor element 1330 may have a structure disposed on the lower surface of the second substrate 1200 in the semiconductor package of FIG. 2C.
- the semiconductor package of the sixth embodiment may include a first substrate 1100 .
- a first semiconductor device 1310 may be disposed on the first substrate 1100 .
- a first connector 1410 may be disposed between the first substrate 1100 and the first semiconductor element 1310 .
- the first substrate 1100 may include a conductive coupling portion 1450 .
- the conductive coupling portion 1450 may further protrude from the first substrate 1100 toward the second semiconductor element 1320 .
- the conductive coupling portion 1450 may be referred to as a bump, or may be referred to as a post differently.
- the conductive coupling part 1450 may be disposed on an electrode disposed on an uppermost side of the first substrate 1100 to have a protruding structure.
- a second semiconductor element 1320 may be disposed on the conductive coupling part 1450 .
- the second semiconductor element 1320 may be connected to the first substrate 1100 through the conductive coupling part 1450 .
- a second connector 1420 may be disposed on the first semiconductor element 1310 and the second semiconductor element 1320 .
- the second semiconductor element 1320 may be electrically connected to the first semiconductor element 1310 through the second connector 1420 .
- the second semiconductor element 1320 may also be connected to the first semiconductor element 1310 through the second connection part 1420.
- the second semiconductor element 1320 may receive a power signal and/or power through the conductive coupling part 1450 . Also, the second semiconductor device 1320 may exchange communication signals with the first semiconductor device 1310 through the second connector 1420 .
- the semiconductor package of the sixth embodiment provides sufficient power for driving the second semiconductor element 1320 by supplying a power signal and/or power to the second semiconductor element 1320 through the conductive coupling part 1450.
- smooth control of power supply operation may be possible.
- the driving characteristics of the second semiconductor element 1320 may be improved. That is, the embodiment may solve the problem of insufficient power provided to the second semiconductor device 1320 . Furthermore, in an embodiment, at least one of the power signal, power, and communication signal of the second semiconductor element 1320 may be provided through different paths through the conductive coupling part 1450 and the second connection part 1420. there is. Through this, the embodiment can solve the problem of loss of the communication signal due to the power signal. For example, the embodiment may minimize mutual interference between power signals and communication signals.
- the second semiconductor element 1320 in the sixth embodiment may have a package on package (POP) structure in which a plurality of package substrates are stacked and may be disposed on the first substrate 1100 .
- the second semiconductor device 1320 may be a memory package including a memory chip.
- the memory package may be coupled on the conductive coupling part 1450 . In this case, the memory package may not be connected to the first semiconductor element 1310 .
- a semiconductor package according to the seventh embodiment may include a first substrate 1100, a first connector 1410, a first connector 1410, a semiconductor device 1300, and a third connector 1430. there is.
- the semiconductor package of the seventh embodiment may have a difference from the semiconductor package of the fourth embodiment in that the first substrate 1100 includes a plurality of substrate layers while the connecting member 1110 is omitted.
- the first substrate 1100 may include a plurality of substrate layers.
- the first substrate 1100 may include a first substrate layer 1100A corresponding to a package substrate and a second substrate layer 1100B corresponding to a connecting member.
- the semiconductor package of the seventh embodiment includes a first substrate layer 1100A and a second substrate layer 1100A in which the first substrate (package substrate 1100) and the second substrate (interposer 1200) shown in FIG. 2A are integrally formed. 1100B).
- a material of the insulating layer of the second substrate layer 1100B may be different from that of the insulating layer of the first substrate layer 1100A.
- the material of the insulating layer of the second substrate layer 1100B may include a photocurable material.
- the second substrate layer 1100B may be PID (Photo Imageable Dielectric). Further, since the second substrate layer 1100B includes a photocurable material, miniaturization of the electrode may be possible.
- the second substrate layer ( 1100B) by sequentially stacking an insulating layer of a photocurable material on the first substrate layer 1100A, and forming a miniaturized electrode on the insulating layer of the photocurable material, the second substrate layer ( 1100B) can be formed.
- the second substrate 1100B may function as a redistribution layer including miniaturized electrodes and may include a function of horizontally connecting the plurality of semiconductor elements 1310 and 1320 .
- the circuit board described below may mean any one of a plurality of substrates included in a previous semiconductor package.
- the circuit board described below in one embodiment includes a first substrate 1100, a second substrate 1200, and a connecting member (or bridge substrate, 1110, 1110, 1210) may mean any one of them.
- the electrode unit 160 described below may mean a conductive coupling portion or a protrusion coupled to any one of a first substrate, a second substrate, a connecting member, and a semiconductor device.
- FIG. 3 is a view showing a circuit board according to an embodiment
- FIG. 4 is an enlarged view of the electrode part of FIG. 3 according to the first embodiment
- FIG. 5 is an enlarged view of the electrode part of FIG. 3 according to the second embodiment.
- 6 is a view showing a package substrate according to a first embodiment
- FIG. 7 is a view showing a package substrate according to a second embodiment
- FIG. 8 is a view showing a package substrate according to a third embodiment.
- the package substrate may refer to some components of the semiconductor package described with reference to FIGS. 1A to 2G .
- the circuit board of the embodiment includes an insulating layer 110, a first circuit pattern 120, a second circuit pattern 130, a through part 140, a connection part 150, an electrode part 160, and a first protective layer 170. ), the second protective layer 180 and the first molding layer 190 may be included.
- the circuit board 100 is illustrated as having a one-layer structure based on the number of layers of the insulating layer 110, but is not limited thereto.
- the circuit board 100 may have a multilayer structure of two or more layers based on the number of layers of the insulating layer 110 .
- circuit board will be described as having a one-layer structure based on the number of layers of the insulating layer 110 .
- the insulating layer 110 in FIG. 2 may represent an uppermost insulating layer disposed on the uppermost side among the insulating layers of the multilayer structure.
- the first circuit pattern 120 in FIG. 2 may represent the uppermost circuit pattern disposed on the top surface of the uppermost insulating layer.
- the second circuit pattern 130 in FIG. 2 may represent the lowermost circuit pattern disposed on the lower surface of the lowermost insulating layer.
- the circuit board of the embodiment is manufactured by the ETS method.
- the first circuit pattern 120 may be disposed on the surface of the uppermost insulating layer formed last in the ETS method.
- the first circuit pattern 120 may refer to a circuit pattern formed last among circuit patterns disposed on different layers.
- the second circuit pattern 130 may be buried in the lowermost insulating layer formed first in the ETS method.
- the second circuit pattern 130 may refer to a circuit pattern formed first among circuit patterns disposed on different layers.
- the circuit board includes the insulating layer 110 .
- the insulating layer 110 has a layer structure of at least one layer.
- the insulating layer 110 may include a prepreg (PPG).
- the prepreg may be formed by impregnating a fiber layer in the form of a fabric sheet, such as a glass fabric woven with glass yarn, with an epoxy resin, and then performing thermal compression.
- the embodiment is not limited thereto, and the prepreg constituting the insulating layer 110 may include a fiber layer in the form of a fabric sheet woven with carbon fiber threads.
- the insulating layer 110 may include a resin and reinforcing fibers disposed in the resin.
- the resin may be an epoxy resin, but is not limited thereto.
- the resin is not particularly limited to an epoxy resin, and for example, one or more epoxy groups may be included in the molecule, two or more epoxy groups may be included, and, alternatively, four or more epoxy groups may be included.
- the resin of the insulating layer 110 may include a naphthalene group, and may be, for example, an aromatic amine type, but is not limited thereto.
- the resin is bisphenol A type epoxy resin, bisphenol F type epoxy resin, bisphenol S type epoxy resin, phenol novolak type epoxy resin, alkylphenol novolak type epoxy resin, biphenyl type epoxy resin, aralkyl type epoxy Resins, dicyclopentadiene type epoxy resins, naphthalene type epoxy resins, naphthol type epoxy resins, epoxy resins of condensates of phenols and aromatic aldehydes having a phenolic hydroxyl group, biphenyl aralkyl type epoxy resins, fluorene type epoxies resins, xanthene-type epoxy resins, triglycidyl isocyanurate, rubber-modified epoxy resins, and phosphorous-type epoxy resins; naphthalene-type epoxy resins, bisphenol A-type epoxy resins, and phenol novolac epoxy resins; , cresol novolak epoxy resins, rubber-modified epoxy resins, and phosphorus-based epoxy
- the reinforcing fibers may be glass fibers, carbon fibers, aramid fibers (eg, aramid-based organic materials), nylon, silica-based inorganic materials, or titania-based inorganic materials.
- the reinforcing fibers may be arranged to cross each other in a planar direction within the resin.
- glass fibers carbon fibers, aramid fibers (eg, aramid-based organic materials), nylon, silica-based inorganic materials, or titania-based inorganic materials may be used.
- aramid fibers eg, aramid-based organic materials
- nylon e.g., silica-based inorganic materials
- silica-based inorganic materials e.g., silica-based inorganic materials
- titania-based inorganic materials may be used.
- the embodiment is not limited thereto, and the insulating layer 110 may include other insulating materials.
- the insulating layer 110 may be rigid or flexible.
- the insulating layer 110 may include glass or plastic.
- the insulating layer 110 includes chemically strengthened/semi-tempered glass such as soda lime glass or aluminosilicate glass, or polyimide (PI) or polyethylene terephthalate (PET). ), reinforced or soft plastics such as propylene glycol (PPG), polycarbonate (PC), or sapphire.
- the insulating layer 110 may include an optical isotropic film.
- the insulating layer 110 may include Cyclic Olefin Copolymer (COC), Cyclic Olefin Polymer (COP), polycarbonate (PC), or polymethyl methacrylate (PMMA). .
- the insulating layer 110 may be formed of a material including an inorganic filler and an insulating resin.
- the insulating layer 110 includes a thermosetting resin such as epoxy resin, a thermoplastic resin such as polyimide, and a resin containing a reinforcing material such as inorganic filler such as silica and alumina, specifically ABF (Ajinomoto Build-up Film), FR-4, Bismaleimide Triazine (BT), Photo Imagable Dielectric Resin (PID), BT, and the like may be used.
- the insulating layer 110 may have a thickness ranging from 5 ⁇ m to 60 ⁇ m.
- each of the insulating layers 110 may have a thickness ranging from 10 ⁇ m to 50 ⁇ m.
- the insulating layer 110 may have a thickness ranging from 12 ⁇ m to 40 ⁇ m.
- the thickness of the insulating layer 110 is less than 5 ⁇ m, the circuit pattern included in the circuit board may not be stably protected.
- the thickness of the insulating layer 110 exceeds 60 ⁇ m, the overall thickness of the circuit board may increase.
- the thickness of the insulating layer 110 exceeds 60 ⁇ m, the thickness of the circuit pattern or the via increases correspondingly, and accordingly, loss of a signal transmitted through the circuit pattern may increase.
- the thickness of the insulating layer 110 may correspond to a distance in a thickness direction between circuit patterns disposed on different layers.
- the thickness of the insulating layer 110 may mean the distance between the lower surface of the first circuit pattern 120 and the upper surface of the second circuit pattern 130 .
- the thickness of the insulating layer 110 may mean the thickness of the through portion 140 penetrating the insulating layer 110 .
- a circuit pattern may be disposed on a surface of the insulating layer 110 .
- a first circuit pattern 120 may be disposed on an upper surface of the insulating layer 110 .
- the second circuit pattern 130 may be disposed on the lower surface of the insulating layer 110 .
- the circuit board in the embodiment may be manufactured using an ETS (Embedded Trace Substrate) method. Accordingly, at least one of the plurality of circuit patterns included in the circuit board may have an ETS structure.
- having the ETS structure may mean having a structure in which the outermost circuit pattern disposed on the outermost outermost layer is buried in the outermost insulating layer.
- a concave cavity is formed on the lower surface of the lowermost insulating layer disposed on the lowermost side of the circuit board, and thus the circuit pattern disposed on the lowermost side of the circuit board is formed on the lowermost insulating layer. It can mean having a structure disposed in the cavity of a layer.
- the ETS structure has a structure in which the lowermost circuit pattern is disposed in the cavity, but is not limited thereto.
- the circuit pattern disposed on the uppermost side may have a structure disposed within the cavity.
- a circuit pattern disposed on at least one of circuit patterns disposed on each layer of the circuit board according to the embodiment may have a structure buried in an insulating layer.
- the second circuit pattern 130 disposed on the lower surface of the insulating layer 110 may have an ETS structure.
- the first circuit pattern 120 disposed on the upper surface of the insulating layer 110 may have a structure protruding from the upper surface of the insulating layer 110 .
- the first circuit pattern 120 may have a structure protruding from the upper surface of the insulating layer 110 .
- the second circuit pattern 130 may have a structure buried in the insulating layer 110 .
- the second circuit pattern 130 may have a structure buried in the insulating layer 110 .
- the entire area of the second circuit pattern 130 may have a structure buried in the insulating layer 110 .
- the second circuit pattern 130 has a buried structure may mean that at least a portion of a side surface of the second circuit pattern 130 is covered with the insulating layer 110 .
- the second circuit pattern 130 has an ETS structure may mean that the lower surface of the second circuit pattern 130 and the lower surface of the insulating layer 110 do not vertically overlap. there is. Meanwhile, an upper surface of the second circuit pattern 130 may be covered by the insulating layer 110 .
- first circuit pattern 120 and the second circuit pattern 130 may have different layer structures.
- the number of layers of the first circuit pattern 120 may be different from the number of layers of the second circuit pattern 130 .
- the number of layers of the first circuit pattern 120 may be greater than the number of layers of the second circuit pattern 130 .
- the second circuit pattern 130 is a circuit pattern formed first in the ETS method. Accordingly, the seed layer used to form the second circuit pattern 130 may be finally removed. Accordingly, the second circuit pattern 130 may have a one-layer structure that does not include a seed layer.
- the first circuit pattern 120 is a circuit pattern formed last in the ETS method. Accordingly, the seed layer used to form the second circuit pattern 130 may remain on the circuit board.
- the first circuit pattern 120 may include a first metal layer 121 and a second metal layer 122 .
- the first metal layer 121 is disposed on the upper surface of the insulating layer 110 .
- the second metal layer 122 is disposed on the upper surface of the first metal layer 121 .
- the first metal layer 121 may refer to a copper foil layer (not shown) disposed on an upper surface of the insulating layer 110 when the insulating layer 110 is stacked.
- the first metal layer 121 may be a seed layer of a chemical copper plating layer formed by performing electroless plating on the upper surface of the insulating layer 110 .
- the first metal layer 121 may include both the copper foil layer and the seed layer of the chemical copper plating layer.
- the second metal layer 122 is disposed on the first metal layer 121 .
- the second metal layer 122 may refer to an electrolytic plating layer formed by electroplating the first metal layer 121 as a seed layer.
- the first circuit pattern 120 and the second circuit pattern 130 as described above are made of gold (Au), silver (Ag), platinum (Pt), titanium (Ti), tin (Sn), copper (Cu) And it may be formed of at least one metal material selected from zinc (Zn).
- the first circuit pattern 120 and the second circuit pattern 130 are made of gold (Au), silver (Ag), platinum (Pt), titanium (Ti), tin (Sn), or copper (Cu) having excellent bonding strength. ), and a paste or solder paste containing at least one metal material selected from zinc (Zn).
- the first circuit pattern 120 and the second circuit pattern 130 may be formed of copper (Cu), which has high electrical conductivity and is relatively inexpensive.
- the first circuit pattern 120 and the second circuit pattern 130 may have a thickness ranging from 5 ⁇ m to 20 ⁇ m.
- the first circuit pattern 120 and the second circuit pattern 130 may have a thickness ranging from 6 ⁇ m to 17 ⁇ m.
- the first circuit pattern 120 and the second circuit pattern 130 may have a thickness ranging from 7 ⁇ m to 16 ⁇ m.
- the thickness of the first circuit pattern 120 and the second circuit pattern 130 is less than 5 ⁇ m, the resistance of the circuit pattern increases, and signal transmission efficiency may decrease accordingly.
- the thickness of the first circuit pattern 120 and the second circuit pattern 130 is less than 5 ⁇ m, signal transmission loss may increase.
- the line width of the circuit patterns may increase, and thus the overall volume of the circuit board may increase. there is.
- the circuit board 100 includes a through portion 140 .
- the penetrating portion 140 penetrates the insulating layer 110 of the circuit board, thereby electrically connecting circuit patterns disposed on different layers.
- the through portion 140 may electrically connect the first circuit pattern 120 and the second circuit pattern 130 to each other.
- the upper surface of the through part 140 may be directly connected to the lower surface of the first circuit pattern 120
- the lower surface of the through part 140 may be directly connected to the upper surface of the second circuit pattern 130.
- the through portion 140 may have an inclination in which a width gradually decreases from an upper surface of the insulating layer 110 to a lower surface of the insulating layer 110 .
- the circuit board of the embodiment is manufactured by the ETS method, and accordingly, as the laser process proceeds on the upper surface of the insulating layer 110, a through hole (not shown) penetrating the insulating layer 110 is formed, and the The formed through hole may be filled with a conductive material to form the through portion 140 . Accordingly, the penetrating portion 140 may have a trapezoidal shape in which the width of the upper surface is greater than the width of the lower surface.
- the through hole may be formed by any one of mechanical processing, laser processing, and chemical processing.
- the through hole is formed by machining, methods such as milling, drilling, and routing may be used.
- laser processing a UV or CO 2 laser method may be used.
- chemical processing chemicals containing aminosilane, ketones, and the like can be used.
- the laser processing is a cutting method that melts and evaporates a part of the material by concentrating optical energy on the surface to take a desired shape, and can easily process complex formations by computer programs, and other methods Even difficult composite materials can be machined.
- the processing by the laser can cut a diameter of up to a minimum of 0.005 mm, and has the advantage of a wide range of processable thickness.
- the laser processing drill it is preferable to use a YAG (Yttrium Aluminum Garnet) laser, a CO 2 laser, or an ultraviolet (UV) laser.
- the YAG laser is a laser capable of processing both the copper foil layer and the insulating layer
- the CO 2 laser is a laser capable of processing only the insulating layer.
- the inside of the through hole may be filled with a conductive material to form the through portion 140 according to the embodiment.
- the metal material forming the through portion 140 may be any one material selected from copper (Cu), silver (Ag), tin (Sn), gold (Au), nickel (Ni), and palladium (Pd).
- the filling of the conductive material may use any one of electroless plating, electrolytic plating, screen printing, sputtering, evaporation, inkjetting, and dispensing, or a combination thereof. .
- the circuit board of the embodiment includes a first protective layer 170 and a second protective layer 180 .
- the first protective layer 170 may be formed on an uppermost insulating layer of the circuit board.
- the first protective layer 170 is the top surface of the insulating layer disposed on the uppermost side among the plurality of insulating layers. can be placed in
- the second protective layer 180 may be disposed under the lowermost insulating layer of the circuit board.
- the second protective layer 180 is the lower surface of the insulating layer disposed on the lowermost side among the plurality of insulating layers. can be placed in
- the first protective layer 170 may be disposed on the upper surface of the insulating layer 110, and the second protective layer 180 may be disposed on the lower surface of the insulating layer 110.
- the first protective layer 170 and the second protective layer 180 may be solder resist, but are not limited thereto.
- the first protective layer 170 may include a first opening 175 .
- the first opening 175 may vertically overlap the upper surface of the first circuit pattern 120 .
- the first circuit pattern 120 of the embodiment may include a plurality of pads.
- an electrode unit 160 may be disposed on at least one pad among a plurality of pads constituting the first circuit pattern 120 .
- the first circuit pattern 120 may vertically overlap an upper surface of a pad on which the electrode part 160 is disposed among the plurality of pads of the first circuit pattern 120 .
- the first opening 175 of the first protective layer 170 may vertically overlap a partial area of the top surface of the first circuit pattern 120 .
- the upper surface of the first circuit pattern 120 may include a first region vertically overlapping the first opening 175 of the first protective layer 170 and a first area perpendicular to the first opening 175. A non-overlapping second region may be included.
- the first area may mean a central area of the top surface of the first circuit pattern 120
- the second area may mean an outer area of the top surface of the first circuit pattern 120 .
- the width W1 of the first opening 175 of the first protective layer 170 may be smaller than the width of the upper surface of the first circuit pattern 120 .
- the embodiment is not limited thereto, and depending on the type of the first protective layer 170, the first protective layer 170 may expose the entire upper surface of the first circuit pattern 120. .
- the second protective layer 180 disposed on the lower surface of the insulating layer 110 may include a second opening (not shown).
- the second opening of the second protective layer 180 may vertically overlap the lower surface of the second circuit pattern 130 .
- at least a portion of the lower surface of the second circuit pattern 130 may vertically overlap the second opening of the second protective layer 180 .
- the circuit board of the embodiment includes the electrode unit 160 .
- the electrode part 160 may be disposed on an upper surface of the first circuit pattern 120 of the circuit board vertically overlapping the first opening 175 of the first protective layer 170.
- connection part 150 may be disposed between the electrode part 160 and the upper surface of the first circuit pattern 120 .
- the electrode part 160 may be connected to the first circuit pattern 120 using the connection part 150 as a connection layer.
- connection part 150 may be a solder layer.
- the connection part 150 may be a solder paste.
- the connection part 150 may contain materials of different components in solder.
- the solder constituting the connection part 150 may be composed of at least one of SnCu, SnPb, and SnAgCu.
- the material of the heterogeneous components constituting the connector 150 may include any one of Al, Sb, Bi, Cu, Ni, In, Pb, Ag, Sn, Zn, Ga, Cd, and Fe. Meanwhile, the embodiment is not limited thereto, and the connection part 150 may be composed of a solder paste containing pure solder.
- the connecting portion 150 may provide bonding force.
- the connection part 150 may allow the electrode part 160 to be bonded to the upper surface of the first circuit pattern 120 .
- the joining means that the electrode part 160 is not formed by electrolytic plating on the connection part 150, but the first circuit pattern 120 is formed by the bonding force provided by the connection part 150. It may mean that it is attached to the upper surface of
- the electrode part 160 is formed on the first circuit pattern 120 by performing a bonding process without performing an electrolytic plating process.
- the electrode part 160 may be provided in a state formed on a separate substrate (not shown) and bonded to the upper surface of the first circuit pattern 120 through the connection part 150 .
- the seed layer of the chemical copper plating layer which is essentially included between the electrode part 160 and the first circuit pattern 120, can be removed.
- the chemical copper plating layer has a problem of low adhesion to the first protective layer 170 while having a porous structure.
- connection portion 150 has superior strength and durability compared to the chemical copper plating layer, and has excellent adhesion to the first protective layer 170 .
- the electrode part 160 is bonded to the upper surface of the first circuit pattern 120 using the connection part 150 containing the solder paste to provide a final circuit board.
- the width of the upper surface and the lower surface of the electrode unit 160 may be the same. That is, the electrode part 160 in the embodiment has a structure bonded to the upper surface of the first circuit pattern 120 through the connection part 150 in a state of being formed on a separate substrate. Accordingly, the width of the electrode part 160 may be formed without considering the width W1 of the first opening 175 of the first protective layer 170 at all.
- the width W2 of the upper and lower surfaces of the electrode unit 160 in the embodiment may be the same, and the width W2 is the width of the first opening 175 of the first protective layer 170. It may be smaller than (W1).
- the width W2 of the upper and lower surfaces of the electrode part 160 has the same width, it is larger than the width W1 of the first opening 175 of the first protective layer 170.
- the width of the electrode part 160 can be miniaturized, and accordingly, the distance between the plurality of electrode parts 160 can be reduced compared to the comparative example.
- the degree of circuit integration can be improved compared to the comparative example, and the size of the circuit board can be drastically reduced accordingly.
- connection part 150 may include a plurality of parts.
- connection part 150 may include a first part disposed between the upper surface of the first circuit pattern 120 and the lower surface of the electrode part 160 .
- connection part 150 may include a second part disposed between the sidewall of the electrode part 160 and the sidewall of the first opening 175 of the first protective layer 170 .
- the electrode A process of bonding the unit 160 may proceed.
- the width W2 of the electrode part 160 is smaller than the width W1 of the first opening 175 of the first protective layer 170 . Accordingly, by the pressure applied in the process of bonding the electrode part 160, the connection part 150 may expand upward (eg, expand by pressure). Accordingly, the connection part 150 is formed on the side surface of the electrode part 160 and the first protective layer other than the first part between the upper surface of the first circuit pattern 120 and the lower surface of the electrode part 160. A second portion between the sidewalls of the first opening 175 of 170 is included.
- the top of the connection part 150 may not be higher than the upper surface of the first protective layer 170 .
- the top of the second part of the connection part 150 may be located at the same height as the top surface of the first protective layer 170 .
- the fact that the uppermost end of the second part of the connection part 150 is located higher than the upper surface of the first protective layer 170 means that at least a part of the connection part 150 is in the process of bonding the electrode part 160. may mean overflowing out of the first opening 175 of the first protective layer 170 . Also, when at least a portion of the connection portion 150 overflows to the outside of the first opening 175 of the first protective layer 170, an electrical reliability problem may occur. For example, at least a portion of the connection portion overflowing to the outside of the first opening 175 of the first protective layer 170 may be connected to a neighboring electrode portion, resulting in an electrical short circuit.
- connection part 150 may be located at the same height as the top surface of the first protective layer 170, for example, so as not to be higher than the top surface of the first protective layer 170.
- the uppermost end 150T of the connection part 150 may be located lower than the top surface 170T of the first protective layer 170 .
- the inner wall of the first opening 175 of the first protective layer 170 may include a first inner wall portion contacting the connecting portion 150 and a second inner wall portion other than the first inner wall portion. can also, the second inner wall portion may not contact the electrode part 160 without contacting the connection part 150 .
- the first opening 175 of the first protective layer 170 may include a portion 170V not filled with the connection part 150 and the electrode part 160 .
- the portion 170V of the first opening 175 may be described as a gap until the first molding layer 190 described below is formed.
- the first opening 175 of the first protective layer 170 in the embodiment is not completely filled through the connection part 150 and the electrode part 160 .
- the connection part 150 and the electrode part 160 may be formed to fill an area excluding the portion 170V of the first opening 175 of the first protective layer 170 .
- the width of the electrode part 160 can be designed considering the portion 170V, the width of the electrode part 160 can be further reduced. spacing can be reduced.
- the electrode part 160 in the embodiment may not vertically overlap the first protective layer 170 .
- the electrode part 160 has a structure selectively disposed only within the first opening 175 of the first protective layer 170 . Accordingly, the electrode part 160 does not vertically overlap the first protective layer 170 and may vertically overlap the first opening 175 of the first protective layer 170 .
- connection part 150 may not vertically overlap the first protective layer 170 .
- the connection part 150 may have a structure selectively disposed only within the first opening 175 of the first protective layer 170 . Accordingly, the connection portion 150 may vertically overlap the first opening 175 of the first protective layer 170 without vertically overlapping the first protective layer 170 .
- the circuit board in the embodiment includes the first molding layer 190 .
- the first molding layer 190 may be disposed on an upper surface of the first protective layer 170 .
- the first molding layer 190 is disposed on the first protective layer 170 and thus may cover the side surface of the electrode part 160 .
- the first molding layer 190 may mold the electrode part 160 .
- the electrode part 160 may be covered through the first molding layer 190 .
- the electrode part 160 may pass through the first molding layer 190 .
- the upper surface of the electrode part 160 may not be lower than the upper surface of the first molding layer 190 .
- the top surface of the electrode part 160 and the top surface of the first molding layer 190 may be located on the same plane.
- the upper surface of the electrode part 160 may be located higher than the upper surface of the first molding layer 190 .
- the first molding layer 190 may be EMC (Epoxy Molding Compound), but is not limited thereto.
- the first molding layer 190 has a structure surrounding the side surface of the electrode part 160, and the top surface of the first protective layer 170 and the top of the connection part 150. It may have a structure in contact with.
- the first molding layer 190 has a structure surrounding the side surface of the electrode part 160 and is formed while filling the portion 170V of the first protective layer 170. can Accordingly, the lowermost end of the first molding layer 190 may be positioned higher than the top surface of the first protective layer 170 .
- a circuit board includes an electrode part.
- the electrode unit may function as a mounting unit on which a chip is mounted, a mounting unit, or an attachment unit to which an external substrate is attached.
- the electrode part may also be referred to as a post bump.
- the electrode unit may be disposed on the first circuit pattern with a predetermined height.
- a first connection part is disposed between the electrode part and the first circuit pattern.
- the first connection part is a bonding layer for bonding the electrode part on the first circuit pattern.
- the seed layer of the electrode unit is disposed between the first circuit pattern and the electrode unit.
- the seed layer of the electrode unit is not disposed between the first circuit patterns of the electrode unit.
- the electrode part and the first circuit pattern have a structure in which they are interconnected through a first connection part such as solder paste.
- first connection part such as solder paste.
- physical and electrical reliability of the circuit board can be improved by replacing the seed layer, which is the chemical copper plating layer of the comparative example, with the first connector.
- the electrode part is formed using a connection part having a higher metal density than the chemical copper plating layer, it is possible to prevent the connection part from being damaged by an external impact, thereby improving physical reliability. .
- the electrode part is formed using a connection part having a higher adhesion to the protective layer compared to the chemical copper plating layer, it is possible to solve the problem of separation of the connection part and the electrode part from the circuit board, thereby solving the physical problem.
- electrical reliability may be improved.
- the desmear process required in the process of forming the electrode part using the chemical copper plating layer in the comparative example can be omitted, and accordingly, surface contamination of the protective layer that may occur in the desmear process can solve the problem
- the electrode part of the embodiment is formed on a separate electrode substrate and the connection part is bonded to the first circuit board as a bonding layer. Accordingly, there is no restriction in forming the width of the electrode part.
- the width of the dry film exposure and development according to the width of the opening of the protective layer had to be considered, and accordingly, the width of the upper surface of the electrode part was larger than the width of the lower surface.
- the width of the upper surface and the width of the lower surface of the electrode unit may be kept the same.
- the width of the upper and lower surfaces of the electrode unit may be smaller than the width of the opening of the protective layer. Accordingly, in the embodiment, it is possible to reduce the separation distance between the plurality of electrode units. Through this, in the embodiment, the circuit density of the circuit board can be improved, and furthermore, the size of the circuit board in the horizontal direction or the size in the vertical direction can be reduced.
- the package substrate in the embodiment may be classified into various types according to the circuit board and the type of chip mounted on the circuit board.
- the package substrate may include the circuit board shown in FIG. 3 and may include at least one chip mounted on the circuit board.
- a circuit board as shown in FIG. 3 provides a mounting space in which at least one chip can be mounted.
- the number of chips mounted on the circuit board of the embodiment may be one, alternatively two, or three or more differently.
- one processor chip may be mounted on a circuit board, and at least two processor chips having different functions may be mounted on the circuit board.
- one processor chip and one memory chip may be mounted on the circuit board.
- at least two processor chips and at least one memory chip performing different functions may be mounted.
- the embodiment is not limited thereto, and the chip disposed on the circuit board may include at least one active element and/or at least one passive element.
- a chip disposed on the circuit board of the embodiment may be an electronic component, which may be divided into an active element and a passive element.
- the active element is a device that actively uses a nonlinear part, and the passive element means a device that does not use a nonlinear characteristic even though both linear and nonlinear characteristics exist.
- the active element may include a transistor, an IC semiconductor chip, and the like, and the passive element may include a capacitor, resistor, and inductor.
- the passive element may increase signal processing speed of a semiconductor chip, which is an active element, or perform a filtering function.
- the chip disposed on the circuit board of the embodiment may be any one of a driver IC chip, a diode chip, a power IC chip, a touch sensor IC chip, an MLCC chip, a BGA chip, and a chip capacitor.
- chips may be mounted only on the top of the circuit board.
- the first package substrate 200 may be a mounting substrate on which the first semiconductor element 220 is mounted.
- the first package substrate 200 may include the first molding layer 190 .
- the first molding layer 190 may include a cavity. The cavity of the first molding layer 190 may vertically overlap an area where a semiconductor device is to be mounted among an upper area of the first protective layer 170 .
- the cavity of the first molding layer 190 may vertically overlap a mounting pad on which the first semiconductor element 220 is to be mounted among the first circuit patterns 120 included in the circuit board.
- the first package substrate 200 may include a second connector 210 disposed on an upper surface of the first circuit pattern vertically overlapping the cavity of the first molding layer 190 .
- the second connector 210 may have a hexahedral shape.
- the cross section of the second connector 210 may have a rectangular shape.
- the second connector 210 may have a spherical shape.
- the cross section of the second connector 210 may include a circular shape or a semicircular shape.
- the cross section of the second connection part 210 may include a partially or entirely rounded shape.
- the cross-sectional shape of the second connector 210 may be a flat surface on one side and a curved surface on the other side.
- the second connection part 210 may be a solder ball, but is not limited thereto.
- the first semiconductor element 220 disposed on the second connection part 210 may be included.
- the first chip 220 may be a processor chip, but is not limited thereto.
- the first chip 220 may be an application processor (AP) chip among a central processor (eg, CPU), a graphic processor (eg, GPU), a digital signal processor, a cryptographic processor, a microprocessor, and a microcontroller.
- AP application processor
- the embodiment is not limited thereto, and the first chip 220 may be a memory chip as described above, may be an active element that is an electronic component differently, or may be a passive element differently.
- FIG. 6 it is illustrated that only one chip is mounted on the circuit board, but is not limited thereto. For example, at least two or more chips may be mounted on the circuit board.
- the terminal 225 of the first semiconductor element 220 may be connected to the first circuit pattern vertically overlapping the cavity through the second connection part 210 .
- the two semiconductor elements when two semiconductor elements are mounted on the circuit board, the two semiconductor elements may be spaced apart from each other in a width direction or a length direction.
- the first semiconductor device 220 may include a 1-1 semiconductor device and a 1-2 semiconductor device spaced apart from each other.
- the 1-1st semiconductor element and the 1-2nd semiconductor element may be spaced apart from each other in a horizontal direction.
- a separation distance between the 1-1 semiconductor device and the 1-2 semiconductor device may be 150 ⁇ m or less.
- a separation distance between the 1-1 semiconductor device and the 1-2 semiconductor device may be 120 ⁇ m or less.
- a separation distance between the 1-1 semiconductor device and the 1-2 semiconductor device may be 100 ⁇ m or less.
- the separation distance between the 1-1 semiconductor element and the 1-2 semiconductor element may have a range of 60 ⁇ m to 150 ⁇ m.
- the separation distance between the 1-1 semiconductor element and the 1-2 semiconductor element may have a range of 70 ⁇ m to 120 ⁇ m.
- the separation distance between the 1-1st semiconductor element and the 1-2th semiconductor element may have a range of 80 ⁇ m to 110 ⁇ m.
- the signal is transmitted as the distance between the 1-1 semiconductor element and the 1-2 semiconductor element increases. losses may increase.
- the distance between the 1-1 semiconductor device and the 1-2 semiconductor device is greater than 150 ⁇ m, the volume of the first package substrate 200 may increase.
- a second molding layer 230 may be disposed in the cavity of the first molding layer 190 in the embodiment.
- the second molding layer 230 may protect the first semiconductor device 220 mounted in the cavity while filling the cavity of the first molding layer 190 .
- the first molding layer 190 and the second molding layer 230 may be formed of different materials.
- the first molding layer 190 may stably support the electrode part 160 .
- the second molding layer 230 functions to stably protect the first semiconductor element 220 while dissipating heat generated from the first semiconductor element 220 disposed in the cavity to the outside. can do.
- the second molding layer 230 may have a low permittivity in order to stably protect the first semiconductor element 220 while enhancing heat dissipation characteristics of the first semiconductor element 220 .
- the dielectric constant (Dk) of the second molding layer 230 may be 0.2 to 10.
- the dielectric constant (Dk) of the second molding layer 230 may be 0.5 to 8.
- the dielectric constant (Dk) of the second molding layer 230 may be 0.8 to 5.
- the second molding layer 230 has a low permittivity, so that the heat dissipation characteristics of the heat generated from the first chip 220 can be improved.
- the first molding layer 190 and the second molding layer 230 may include different materials.
- the first molding layer 190 is for protecting the electrode part 160
- the second molding layer 230 is for protecting the first chip 220 .
- the first molding layer 190 and the second molding layer 230 may have different strengths. As described above, in the embodiment, as the first molding layer 190 and the second molding layer 230 are made of different materials, the electrode part 160 and the first chip 220 are stably protected. can do.
- damage to the electrode unit 160 may be prevented in a semiconductor device mounting process that proceeds in a state in which the electrode unit 160 is formed by using the first molding layer 190, Product reliability can be improved.
- the first package substrate 200 may include a third connector 240 .
- the third connection part 240 may vertically overlap the second opening of the second protective layer 180 of the circuit board.
- the third connector 240 may be disposed on the lower surface of the second circuit pattern 130 vertically overlapping the second opening of the second protective layer 180 .
- the third connector 240 may be formed for bonding purposes for bonding an external substrate to a lower portion of the package substrate.
- the third connector 240 may be a bonding layer for connecting the package substrate 200 and a main board of an external device.
- semiconductor devices may be mounted on both upper and lower portions of the circuit board.
- the first semiconductor element is mounted only on the top of the circuit board, but in FIG. 7, the first semiconductor element is mounted on the top of the circuit board and the second semiconductor element is mounted on the bottom of the circuit board.
- the first semiconductor element is mounted only on the top of the circuit board, but in FIG. 7, the first semiconductor element is mounted on the top of the circuit board and the second semiconductor element is mounted on the bottom of the circuit board.
- the structure of the package substrate shown in FIG. 6 except for the third connector 240 may be substantially the same as that of the package substrate of FIG. 7 . Accordingly, only a portion different from the package substrate of FIG. 6 will be described.
- the package substrate 300 may include a second semiconductor device 340 mounted on a lower portion of the circuit board.
- the second semiconductor element 340 may be directly mounted through a connection part disposed on the circuit pattern corresponding to the first semiconductor element 220, and differently, as shown in FIG. 7, a separate connection part 320 ) can be mounted.
- connection part 320 may be an electrolytic plating layer formed by performing electrolytic plating on the lower surface of the second circuit pattern 130 .
- a seed layer 310 of the connection part 320 may be formed between the connection part 320 and the second circuit pattern 130 .
- the seed layer 310 is also a seed layer of the connection part 320 and a seed layer of the second circuit pattern 130 .
- the circuit board of the embodiment is manufactured through the ETS method.
- the seed layer 310 is a seed layer used when forming the second circuit pattern 130 in the ETS method.
- the connection part 320 may be formed using the seed layer of the second circuit pattern 130 as it is.
- a fourth connection part 330 may be disposed on a lower surface of the connection part 320 .
- the fourth connection part 330 may be a solder ball, but is not limited thereto.
- the second semiconductor element 340 may be mounted under the connection part 320 through the fourth connection part 330 .
- the terminal 345 of the second semiconductor element 340 may be electrically connected to the connection part 320 through the fourth connection part 330 .
- the package substrate of the embodiment may include a third molding layer 350 disposed on a lower surface of the second protective layer 180 and covering the second chip 340 and the connection part 320 .
- the third molding layer 350 may include the same material as the second molding layer 230, but is not limited thereto.
- the package substrate 400 according to the embodiment may further include an upper substrate 420 .
- the package substrate 400 of the third embodiment may have a structure in which the upper substrate 420 is attached to the package substrate 200 of the first embodiment, and differently to the package substrate 300 of the second embodiment.
- the upper substrate 420 may have an attached structure.
- a fifth connection part 410 may be disposed on the electrode part 160 of the circuit board.
- a plurality of electrode parts spaced apart from each other at a predetermined interval are formed on the circuit board, and the fifth connection part 410 may be formed on the plurality of electrode parts spaced apart from each other.
- the upper substrate 420 may be attached to the electrode part 160 through the fifth connection part 410 .
- the upper substrate 420 may be a memory substrate on which a memory chip is mounted, but is not limited thereto.
- the upper substrate 420 may be a main board of an external device connected to the package substrate.
- 9 to 22 are diagrams for explaining a manufacturing method of the circuit board shown in FIG. 3 in process order.
- a carrier board which is a basis for manufacturing a circuit board
- the circuit board of the embodiment is manufactured by the ETS method, and accordingly, a carrier board, which is a basic material for manufacturing the circuit board by the ETS method, is prepared.
- a carrier board having a carrier insulating layer CB1 and a carrier metal layer CB2 disposed on at least one surface of the carrier insulating layer CB1 may be prepared.
- the carrier metal layer CB2 may be disposed on only one surface of the upper and lower surfaces of the carrier insulating layer CB1, or may be disposed on both sides of the carrier insulating layer CB1.
- the carrier metal layer CB2 is disposed on only one surface of the carrier insulating layer CB1, and thus the ETS process for manufacturing a circuit board may be performed only on one surface of the carrier insulating layer CB1.
- the carrier metal layer CB2 may be disposed on both sides of the carrier insulating layer CB1 , and thus the ETS process for manufacturing the circuit board may be simultaneously performed on both sides of the carrier board. In this case, when the ETS process is simultaneously performed on both sides of the carrier board, two circuit boards may be simultaneously manufactured at once.
- the carrier metal layer CB2 may be an electroless plating layer formed by performing electroless plating on the carrier insulating layer CB1, but is not limited thereto.
- the carrier insulating layer CB1 and the carrier metal layer CB2 may be CCL (Copper Clad Laminate).
- the carrier metal layer CB2 may include a plurality of layers.
- a plating layer may be additionally formed on the copper foil layer of the CCL by performing electroless plating or sputtering.
- the plating layer may enable the carrier board to be easily separated from the circuit board after all manufacturing processes of the circuit board are completed.
- a plurality of circuit boards may be simultaneously manufactured on both sides of the prepared carrier board, but hereinafter, for convenience of description, it is assumed that the circuit board is manufactured on only one side of the carrier board. do.
- a first dry film DF1 is formed on the upper surface of the carrier metal layer CB2 .
- the first dry film DF1 may include an open area.
- the first dry film DF1 may include an open area formed on an upper surface of the carrier metal layer CB2 vertically overlapping an area where the second circuit pattern 130 is to be formed.
- electroplating is performed using the carrier metal layer CB2 as a seed layer to form a second circuit pattern 130 filling the open area of the first dry film DF1. process can proceed.
- a process of removing the first dry film DF1 may be performed.
- a process of stacking the insulating layer 110 on the carrier metal layer CB2 and the second circuit pattern 130 may be performed.
- the laminated layer is illustrated as including only the insulating layer 110 on the drawings, it is not limited thereto.
- a copper foil layer (not shown) may be disposed on the upper surface of the insulating layer 110 to maintain the flatness of the stacked insulating layer 110 .
- a process of forming a through hole VH penetrating the insulating layer 110 may be performed.
- a through hole VH passing through the insulating layer 110 may be formed by performing a laser processing process on the insulating layer 110 .
- the through hole VH may have an inclination in which a width gradually decreases toward the lower surface of the insulating layer 110 .
- a process of forming the through portion 140 filling the through hole VH and the first circuit pattern 120 disposed on the upper surface of the insulating layer 110 can proceed.
- a process of forming the first metal layer 121 on the upper surface of the insulating layer 110 and the inner wall of the through hole VH may be performed.
- the drawing shows that the first metal layer 121 is formed only on a part of the upper surface of the insulating layer 110, the first metal layer 121 will be substantially formed on the inner wall of the through hole VH.
- the first metal layer 121 when the first metal layer 121 is formed, electrolytic plating is performed on the first metal layer 121 as a seed layer to form the through portion 140 filling the through hole VH and the insulating layer.
- a process of forming the first circuit pattern 120 protruding from the top surface of the 110 may be performed.
- a process of removing the carrier board may be performed.
- a process of separating and removing the carrier insulating layer CB1 from the carrier board, and thereby etching and removing the carrier metal layer CB2 may be performed.
- a process of forming the first protective layer 170 and the second protective layer 180 may be performed.
- the first protective layer 170 may be formed on the upper surface of the insulating layer 110 and the upper surface of the first circuit pattern 120 .
- a first opening may be formed in an area vertically overlapping an area where the electrode unit 160 is to be disposed on the upper surface of the first circuit pattern 120.
- the first opening of the first protective layer 170 may vertically overlap the upper surface of the first circuit pattern 120 on which the electrode part 160 is disposed.
- the second protective layer 180 may be formed on the lower surface of the insulating layer 110 and the lower surface of the second circuit pattern 130 .
- a second opening may be formed in the second protective layer 180 . The second opening may vertically overlap at least a portion of a lower surface of the second circuit pattern 130 .
- a process of manufacturing the electrode substrate including the electrode unit 160 may be performed.
- a substrate layer that is a basis for manufacturing the electrode substrate may be prepared.
- a material including a second insulating layer 500 and a copper foil layer 510 disposed on the second insulating layer 500 may be prepared.
- a stack structure of the second insulating layer 500 and the copper foil layer 510 may be CCL, but is not limited thereto.
- the copper foil layer 510 may be an electroless plating layer formed by performing electroless plating on the second insulating layer 500 .
- a second dry film DF2 may be formed on the copper foil layer 510 .
- the second dry film DF2 may include an open area.
- the second dry film DF2 may include an open area vertically overlapping an area where the electrode part 160 is to be formed on the upper surface of the copper foil layer 510 .
- electroplating is performed using the copper foil layer 510 as a seed layer to fill the open area of the second dry film DF2.
- a process of forming the electrode unit 160 may proceed.
- a process of forming the first connector 150 on the manufactured circuit board may be performed.
- the first connector 150 may be disposed on an upper surface of the first circuit pattern 120 vertically overlapping the first opening of the first protective layer 170 .
- the first connection part 150 has a thin film shape before the electrode part 160 is bonded, but can be expanded by the pressure after the electrode part 160 is bonded.
- the first connection part 150 is a first part contacting the lower surface of the electrode part 160 and contacting the side surface of the electrode part 160 by pressing the electrode part 160. It may include a second part.
- a first molding layer for molding the electrode substrate including the electrode part 160 on the circuit board ( 190) may proceed.
- a process of grounding and removing a part of the first molding layer 190 and the second insulating layer 500 and the copper foil layer 510 of the electrode substrate can proceed
- a grounding process may be performed using the grinder 600 so that the upper surface of the electrode unit 160 is exposed.
- the top surface of the electrode part 160 and the top surface of the first molding layer 190 may be located on the same plane.
- the electrode part 160 may pass through the first molding layer 190 .
- a circuit board includes an electrode part.
- the electrode part may function as a mounting part on which a chip is mounted, or an attachment part to which an external substrate is attached.
- the electrode part may also be referred to as a post bump.
- the electrode unit may be disposed on the first circuit pattern with a predetermined height.
- a first connection part is disposed between the electrode part and the first circuit pattern.
- the first connection part is a bonding layer for bonding the electrode part on the first circuit pattern.
- the seed layer of the electrode unit is disposed between the first circuit pattern and the electrode unit.
- the seed layer of the electrode unit is not disposed between the first circuit patterns of the electrode unit.
- the electrode part and the first circuit pattern have a structure in which they are interconnected through a first connection part such as solder paste. Accordingly, in the embodiment, physical and electrical reliability of the circuit board can be improved by replacing the seed layer, which is the chemical copper plating layer of the comparative example, with the first connector.
- the electrode part is formed using a connection part having a higher metal density than the chemical copper plating layer, it is possible to prevent the connection part from being damaged by an external impact, thereby improving physical reliability. .
- the electrode part is formed using a connection part having a higher adhesion to the protective layer compared to the chemical copper plating layer, it is possible to solve the problem of separation of the connection part and the electrode part from the circuit board, thereby solving the physical problem.
- electrical reliability may be improved.
- the desmear process required in the process of forming the electrode part using the chemical copper plating layer in the comparative example can be omitted, and accordingly, surface contamination of the protective layer that may occur in the desmear process can solve the problem
- the electrode part of the embodiment is formed on a separate electrode substrate and the connection part is bonded to the first circuit board as a bonding layer. Accordingly, there is no restriction in forming the width of the electrode part.
- the width of the dry film exposure and development according to the width of the opening of the protective layer had to be considered, and accordingly, the width of the upper surface of the electrode part was larger than the width of the lower surface.
- the width of the upper surface and the width of the lower surface of the electrode unit may be kept the same.
- the width of the upper and lower surfaces of the electrode unit may be smaller than the width of the opening of the protective layer. Accordingly, in the embodiment, it is possible to reduce the separation distance between the plurality of electrode units. Through this, in the embodiment, the circuit density of the circuit board can be improved, and furthermore, the size of the circuit board in the horizontal direction or the size in the vertical direction can be reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
Claims (10)
- 절연층;상기 절연층 상에 배치된 제1 회로 패턴;상기 절연층 상에 배치되고, 상기 제1 회로 패턴의 상면과 수직으로 중첩된 개구부를 포함하는 제1 보호층;상기 개구부 내에 배치된 제1 접속부; 및상기 제1 접속부 상에 배치된 전극부를 포함하고,상기 전극부의 상면의 폭은, 상기 제1 보호층의 개구부의 폭보다 작은, 회로 기판.
- 제1항에 있어서,상기 제1 접속부는 솔더를 포함하는, 회로 기판.
- 제1항에 있어서,상기 전극부는 상기 제1 보호층과 수직으로 중첩되지 않는, 회로 기판.
- 제1항에 있어서,상기 제1 접속부는 상기 제1 보호층과 수직으로 중첩되지 않는, 회로 기판.
- 제1항 내지 제4항 중 어느 한 항에 있어서,상기 전극부의 상면의 폭은, 상기 전극부의 하면의 폭과 동일한, 회로 기판.
- 제1항 내지 제4항 중 어느 한 항에 있어서,상기 절연층을 관통하는 관통부를 포함하는, 회로 기판.
- 제1항 내지 제4항 중 어느 한 항에 있어서,상기 제1 접속부는,상기 제1 회로 패턴의 상면과 상기 전극부의 하면 사이에 배치된 제1 부분과,상기 제1 부분으로부터 상측으로 연장되며, 상기 전극부의 측면과 상기 제1 보호층의 개구부의 내벽 사이에 배치된 제2 부분을 포함하는, 회로 기판.
- 제7항에 있어서,상기 제1 접속부의 상기 제2 부분은 상기 제1 보호층의 상면과 접촉하지 않는, 회로 기판.
- 제7항에 있어서,상기 제1 접속부의 상기 제2 부분의 최상단은 상기 제1 보호층의 상면과 동일 평면 상에 위치하는, 회로 기판.
- 제7항에 있어서,상기 제1 접속부의 상기 제2 부분의 최상단은 상기 제1 보호층의 상면보다 낮게 위치하는, 회로 기판.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202280061301.8A CN118020390A (zh) | 2021-08-26 | 2022-08-26 | 电路板和包括该电路板的半导体封装 |
EP22861762.7A EP4395475A1 (en) | 2021-08-26 | 2022-08-26 | Circuit board and semiconductor package comprising same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020210113329A KR20230030995A (ko) | 2021-08-26 | 2021-08-26 | 회로 기판 및 이를 포함하는 패키지 기판 |
KR10-2021-0113329 | 2021-08-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023027554A1 true WO2023027554A1 (ko) | 2023-03-02 |
Family
ID=85323328
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2022/012827 WO2023027554A1 (ko) | 2021-08-26 | 2022-08-26 | 회로 기판 및 이를 포함하는 반도체 패키지 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP4395475A1 (ko) |
KR (1) | KR20230030995A (ko) |
CN (1) | CN118020390A (ko) |
WO (1) | WO2023027554A1 (ko) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005158833A (ja) * | 2003-11-21 | 2005-06-16 | Matsushita Electric Ind Co Ltd | 半導体装置およびその実装方法 |
KR20120137174A (ko) * | 2011-06-10 | 2012-12-20 | 엘지이노텍 주식회사 | 인쇄회로기판 및 그의 제조 방법 |
KR101228904B1 (ko) * | 2011-10-12 | 2013-02-01 | 아페리오(주) | 마이크로 볼을 이용한 범프 제조방법 |
KR101278426B1 (ko) * | 2010-09-02 | 2013-06-24 | 삼성전기주식회사 | 반도체 패키지 기판의 제조방법 |
KR20170090024A (ko) * | 2016-01-27 | 2017-08-07 | 에스케이하이닉스 주식회사 | 상호 접속 부재를 포함하는 반도체 패키지 |
-
2021
- 2021-08-26 KR KR1020210113329A patent/KR20230030995A/ko unknown
-
2022
- 2022-08-26 EP EP22861762.7A patent/EP4395475A1/en active Pending
- 2022-08-26 CN CN202280061301.8A patent/CN118020390A/zh active Pending
- 2022-08-26 WO PCT/KR2022/012827 patent/WO2023027554A1/ko active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005158833A (ja) * | 2003-11-21 | 2005-06-16 | Matsushita Electric Ind Co Ltd | 半導体装置およびその実装方法 |
KR101278426B1 (ko) * | 2010-09-02 | 2013-06-24 | 삼성전기주식회사 | 반도체 패키지 기판의 제조방법 |
KR20120137174A (ko) * | 2011-06-10 | 2012-12-20 | 엘지이노텍 주식회사 | 인쇄회로기판 및 그의 제조 방법 |
KR101228904B1 (ko) * | 2011-10-12 | 2013-02-01 | 아페리오(주) | 마이크로 볼을 이용한 범프 제조방법 |
KR20170090024A (ko) * | 2016-01-27 | 2017-08-07 | 에스케이하이닉스 주식회사 | 상호 접속 부재를 포함하는 반도체 패키지 |
Also Published As
Publication number | Publication date |
---|---|
CN118020390A (zh) | 2024-05-10 |
EP4395475A1 (en) | 2024-07-03 |
KR20230030995A (ko) | 2023-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2021215784A1 (ko) | 회로기판 | |
WO2022060166A1 (ko) | 회로기판 | |
WO2021040367A1 (ko) | 인쇄회로기판 | |
WO2023027554A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023014165A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023008966A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023008967A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023014039A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023080721A1 (ko) | 회로기판 | |
WO2023018234A1 (ko) | 회로기판 | |
WO2023043188A1 (ko) | 회로기판 및 이를 포함하는 반도체 패키지 | |
WO2023128729A1 (ko) | 회로 기판 | |
WO2024043695A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023229349A1 (ko) | 반도체 패키지 | |
WO2024039228A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2024005496A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2022203458A1 (ko) | 반도체 패키지 | |
WO2023090843A1 (ko) | 회로기판 및 이를 포함하는 반도체 패키지 | |
WO2024054072A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2022005152A1 (ko) | 회로 기판 | |
WO2023101442A1 (ko) | 반도체 패키지 | |
WO2023096458A1 (ko) | 회로기판 | |
WO2023239162A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 | |
WO2023096350A1 (ko) | 회로기판 및 이를 포함하는 반도체 패키지 | |
WO2023008965A1 (ko) | 회로 기판 및 이를 포함하는 반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22861762 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18686771 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2022861762 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2022861762 Country of ref document: EP Effective date: 20240326 |