WO2023000832A1 - Module d'affichage et appareil d'affichage - Google Patents

Module d'affichage et appareil d'affichage Download PDF

Info

Publication number
WO2023000832A1
WO2023000832A1 PCT/CN2022/096188 CN2022096188W WO2023000832A1 WO 2023000832 A1 WO2023000832 A1 WO 2023000832A1 CN 2022096188 W CN2022096188 W CN 2022096188W WO 2023000832 A1 WO2023000832 A1 WO 2023000832A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
sub
circuit
array
display module
Prior art date
Application number
PCT/CN2022/096188
Other languages
English (en)
Chinese (zh)
Inventor
刘长瑜
Original Assignee
Oppo广东移动通信有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oppo广东移动通信有限公司 filed Critical Oppo广东移动通信有限公司
Publication of WO2023000832A1 publication Critical patent/WO2023000832A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003—Display of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2074—Display of intermediate tones using sub-pixels

Definitions

  • the present application relates to the field of display technology, in particular to a display module and a display device.
  • the display area of the display screen is composed of a pixel driving circuit and a display light-emitting device.
  • a display module and a display device are provided.
  • a display module comprising:
  • a pixel circuit array comprising a first sub-array comprising a plurality of first pixel sub-circuits and a plurality of first isolation sub-structures;
  • the array of light-emitting devices includes a plurality of light-emitting devices, and the plurality of light-emitting devices are electrically connected to the plurality of driving wires in one-to-one correspondence, and the plurality of driving wires are respectively connected to the plurality of first pixel sub-circuits.
  • One-to-one electrical connection so that the plurality of light-emitting devices and the plurality of first pixel sub-circuits are electrically connected in one-to-one correspondence, and the size of the light-emitting device array in the first direction is larger than that of the pixels.
  • the size of the circuit array in the first direction, the first direction is perpendicular to the thickness direction of the display module;
  • each of the first isolation substructures is located between two adjacent first pixel subcircuits in the first direction, so that the length difference of the driving wires corresponding to the light emitting devices of the same color is between within the first preset range.
  • a display device comprising: the above-mentioned display module.
  • FIG. 1 is one of the structural schematic diagrams of a display module of an embodiment
  • FIG. 2 is one of the structural schematic diagrams of a pixel circuit array according to an embodiment
  • Fig. 3 is a schematic structural diagram of a light emitting device array according to an embodiment
  • FIG. 4 is a schematic structural diagram of a display module without a first isolation structure
  • FIG. 5 is the second structural schematic diagram of a pixel circuit array in an embodiment
  • FIG. 6 is a second structural schematic diagram of a display module of an embodiment
  • Fig. 7 is a schematic structural diagram of a first repeating unit and a corresponding light-emitting device in an embodiment
  • FIG. 8 is one of the circuit diagrams of the first pixel sub-circuit of an embodiment
  • FIG. 9 is a schematic diagram of the position of the gate drive circuit of an embodiment
  • FIG. 10 is a third structural schematic diagram of a display module of an embodiment
  • FIG. 11 is a schematic top view of the positions of the first grid sub-circuit and the second grid sub-circuit according to an embodiment
  • Fig. 12 is a schematic cross-sectional view of the positions of the first gate sub-circuit and the second gate sub-circuit according to an embodiment
  • FIG. 13 is a schematic cross-sectional view of a driving circuit of an LTPS structure according to an embodiment
  • FIG. 14 is a schematic cross-sectional view of a driving circuit of an LTPO structure according to an embodiment
  • FIG. 15 is the second circuit diagram of the first pixel sub-circuit in an embodiment
  • FIG. 16 is a fourth structural schematic diagram of a display module of an embodiment
  • FIG. 17 is a third schematic structural diagram of a pixel circuit array in an embodiment
  • FIG. 18 is a schematic structural diagram of a display module formed based on the pixel circuit array of the embodiment in FIG. 17;
  • FIG. 19 is a fourth structural schematic diagram of a pixel circuit array in an embodiment
  • FIG. 20 is a schematic structural diagram of a display module formed based on the pixel circuit array of the embodiment in FIG. 19;
  • FIG. 21 is a fifth structural schematic diagram of a pixel circuit array in an embodiment
  • FIG. 22 is a schematic structural diagram of a display module formed based on the pixel circuit array of the embodiment in FIG. 21;
  • Fig. 23 is a schematic diagram of the position of the light emitting device and the gate driving circuit in the display module of an embodiment
  • Fig. 24 is a partial schematic diagram of the connection relationship between the light emitting device and the first pixel sub-circuit in the embodiment of Fig. 23;
  • 25 is a schematic cross-sectional view of a display module according to an embodiment
  • FIG. 26 is a schematic top view of the position of the fan-out wiring group according to an embodiment
  • Fig. 27 is a schematic diagram of the position of a light emitting device array according to an embodiment.
  • Pixel circuit array 100; first sub-array: 110; first pixel circuit: 111; first gate: 1101; first source: 1102; first drain: 1103; source contact structure: 1104; drain Contact structure: 1105; anode: 1107; second active layer: 1108; second gate insulating layer: 1109; second gate: 1110; light-shielding layer: 1111; substrate layer: 1112; first buffer layer: 1113; A gate insulating layer: 1114; an interlayer insulating layer: 1115; a planarization layer: 1116; a first isolation structure: 101; a second pixel circuit: 112; a first repeating unit: 113; a second sub-array: 120; Subarray: 130; third pixel circuit: 131; fourth subarray: 140; fourth pixel circuit: 141; anode reset unit: 1511; gate reset unit: 1512; data writing unit: 1513; threshold compensation unit: 1514; light emitting control unit: 1515; light emitting device array: 200; light emit
  • first, second and the like used in this application may be used to describe various elements herein, but these elements are not limited by these terms. These terms are only used to distinguish one element from another element.
  • a first direction could be termed a second direction, and, similarly, a second direction could be termed a first direction, without departing from the scope of the present application.
  • Both the first direction and the second direction are directions, but they are not the same direction.
  • first and second are used for descriptive purposes only, and cannot be interpreted as indicating or implying relative importance or implicitly specifying the quantity of indicated technical features. Thus, the features defined as “first” and “second” may explicitly or implicitly include at least one of these features.
  • plural means at least two, such as two, three, etc., unless otherwise specifically defined.
  • severeal means at least one, such as one, two, etc., unless otherwise specifically defined.
  • FIG. 1 is one of the structural schematic diagrams of a display module according to an embodiment.
  • the display module according to the embodiment of the present application is applied to a display device with a narrow frame.
  • the display device may be a smart phone, a tablet computer, a game device, an augmented reality (Augmented Reality, AR) device, a notebook, a desktop computing device, a wearable device, and the like.
  • AR Augmented Reality
  • the display module of the present embodiment includes a pixel circuit array, a light emitting device array and a plurality of driving wires L. Referring to FIG. Specifically, FIG.
  • FIG. 2 is one of the schematic structural diagrams of a pixel circuit array 100 according to an embodiment
  • FIG. 3 is a schematic structural diagram of a light emitting device array 200 according to an embodiment.
  • the pixel circuit array 100 and the light emitting device array 200 are stacked in the thickness direction. to form a display module.
  • the size of the light emitting device array 200 in the first direction is larger than the size of the pixel circuit array 100 in the first direction.
  • the pixel circuit array 100 includes a first sub-array 110, and the first sub-array 110 includes a plurality of first pixel sub-circuits and a plurality of first isolation sub-structures, and each of the first isolation sub-structures is respectively located at Between two adjacent first pixel sub-circuits in the first direction. Among them, part of the first isolation substructure is provided between two adjacent first pixel sub-circuits in the first direction, and the remaining part is not provided between two adjacent first pixel sub-circuits in the first direction.
  • There is a first isolation substructure which can be specifically set according to needs. It can be understood that, although in the embodiment of FIG.
  • a first isolation substructure is provided every four first pixel subcircuits in the first direction, that is, the first isolation substructures are evenly arranged on the first sub-circuits. array 110 , but the first isolation substructures may also be unevenly arranged in the first subarray 110 .
  • a first isolation substructure may be provided at intervals of four first pixel sub-circuits in one region, and a first isolation substructure may be provided at intervals of five first pixel sub-circuits in another region. The embodiment does not limit this.
  • the plurality of first isolating substructures may also be arranged in a non-aligned manner in the first direction, that is, the plurality of first isolating substructures may not be arranged in a row, for example, may be arranged in a misplaced position, which is not limited in this embodiment.
  • the light emitting device array 200 includes a plurality of light emitting devices, and the plurality of light emitting devices are respectively connected to the plurality of first pixel sub-circuits through a plurality of driving wires L in a one-to-one correspondence.
  • the circular structure located at the lower part of each first pixel sub-circuit in FIG. 2 is the node for connecting the light-emitting device 201 to the first pixel sub-circuit. That is, it is used to connect the anode of the first pixel sub-circuit. It can be understood that the circular structures in the embodiments shown in FIG. 2 and FIG.
  • the positions can be adjusted accordingly according to the design of circuit traces.
  • the relative positions of the plurality of first isolation substructures and the plurality of first pixel subcircuits are such that the length difference of the driving wiring L corresponding to each of the light emitting devices of the same color is within a first preset range.
  • the so-called length difference refers to the difference between the length of the longest driving trace L and the length of the shortest driving trace L.
  • the first preset range may be, for example, 0 um to 200 um. It can be understood that the first preset range may be jointly determined according to the type and resolution of the display device.
  • the types may include mobile phone, tablet computer and television, and the first preset range of the tablet computer may be larger than the first preset range of the mobile phone and smaller than the first preset range of the TV.
  • the length difference of the driving wires L corresponding to the light emitting devices of the same color within the first preset range the brightness difference of the light emitting devices caused by the length difference of the driving wires L can be reduced. , thereby improving the display uniformity of the display module.
  • the display module includes a plurality of first pixel circuits 111 and a plurality of first isolation structures 101, and each of the first pixel circuits 111 includes a plurality of first Pixel sub-circuits, each of the first isolation structures 101 includes a plurality of first isolation sub-structures, and each of the first isolation structures 101 is located between two adjacent first pixel circuits 111 in the first direction , the first direction is perpendicular to the thickness direction of the display module.
  • the light-emitting device array 200 is divided into a plurality of light-emitting repeating units 210 , and each of the light-emitting repeating units 210 includes a plurality of light-emitting devices 201 .
  • the light emitting repeating unit 210 includes a plurality of repeating subunits 2101.
  • the light emitting repeating unit 210 includes 4n red light emitting devices, 8n green light emitting devices and 4n blue light emitting devices, where n is an integer greater than or equal to 1.
  • two adjacent pixels can share the red light-emitting device or the blue light-emitting device, thereby improving the resolution of the display module, suppressing the color fringing problem of the display module, and further improving the display quality.
  • this embodiment does not specifically limit the arrangement of the red light-emitting devices, green light-emitting devices and blue light-emitting devices, as long as the above-mentioned technical solutions for improving the resolution of the display module can be realized, they all belong to this embodiment. protected range.
  • each of the repeating subunits 2101 includes one of the red light emitting devices, two of the green light emitting devices and one of the blue light emitting devices that are separated from each other, wherein the One of the green light-emitting devices and one of the red light-emitting devices in the repeating subunit 2101 respectively have the centers of the two first vertices of the virtual quadrilateral 2102, and the two first vertices are located on one side of the virtual quadrilateral 2102. on the diagonal.
  • the other green light-emitting device and one blue light-emitting device in the repeating subunit 2101 respectively have the centers of two second vertices located in the virtual quadrilateral 2102, and the two second vertices are located in the virtual quadrilateral 2102 on the other diagonal.
  • each light-emitting device in this embodiment may be, but not limited to, organic light-emitting diodes (Organic light-emitting diodes, OLEDs), quantum dot light-emitting diodes (Quantum Dot Light Emitting Diodes, QLEDs), and micron-scale light-emitting diodes ( Micro LED), etc.
  • OLEDs Organic light-emitting diodes
  • QLEDs Quantum Dot Light Emitting Diodes
  • Micro LED micron-scale light-emitting diodes
  • Each embodiment of the present application is described by taking the light-emitting device as an organic light-emitting diode as an example.
  • each light-emitting device can be an organic light-emitting diode of a different color, such as a red OLED, a green OLED, and a blue OLED.
  • the display of different colors makes the display device realize full-color display.
  • FIG. 4 is a schematic structural diagram of a display module without a first isolation structure. Referring to FIG. 4 , in the upper left and lower right corners of FIG. 4 , the driving lines corresponding to two green light-emitting devices are boldly shown respectively.
  • the light emitting device on the left side in FIG. 4 can be understood as the light emitting device near the center of the display module, and the light emitting device on the right side in FIG. 4 can be understood as the light emitting device near the frame of the display module.
  • the length difference between the two circuit traces is large, which will lead to differences in the performance of the light emitting device such as response speed or luminous brightness, resulting in uneven display of the display module in the first direction.
  • the length of the driving trace changes gradually, that is, the closer to the frame, the longer the length of the driving trace. Therefore, there is no region in FIG. 4 where the lengths of the driving traces are set in the same manner.
  • each first pixel sub-circuit is connected to a corresponding blue light-emitting device via a driving wire.
  • two pixel sub-circuits filled in a grid shape are also shown, and each pixel sub-circuit is respectively connected to the corresponding blue light-emitting device through a driving wire, and the two connected blue light-emitting devices
  • the positional relationship corresponds to the positional relationship of the two blue light emitting devices shown in the embodiment of FIG. 1 .
  • the driving wires connected between the two first pixel sub-circuits filled in a grid pattern and the corresponding blue light-emitting devices shown in FIG. 4 are the same, but the lengths of the driving lines connected between the two first pixel sub-circuits filled in a grid pattern and the corresponding blue light-emitting devices shown in FIG. 4 are different, specifically, the one on the right
  • the driving wire connected to the first pixel sub-circuit is longer than the driving wire connected to the first pixel sub-circuit on the left. As described above, the length of the driving wires will affect the performance of the light emitting device such as response speed or luminous brightness.
  • the correspondingly connected two blue light-emitting devices have very similar performances such as response speed or luminous brightness, that is, the display uniformity is better.
  • the display uniformity is better.
  • the two first pixel sub-circuits in FIG. 4 due to the different lengths of the connected driving wires, there may be certain differences in performances such as response speed and luminous brightness of the two correspondingly connected blue light-emitting devices. , that is, the uniformity of the display is not as good as that of the Figure 1 embodiment.
  • FIG. 4 only shows a part of the structure of the display module, and the above differences will become more obvious as the size and number of pixels of the display module increase.
  • the size of the pixel circuit array 100 in the first direction is 99.5% of the size of the light emitting device array 200 in the first direction, that is, 0.5% of the width is reserved for setting other peripheral circuits.
  • the distance between the light emitting device located in the center of the light emitting device array 200 and its corresponding driving circuit is the shortest, and the length of the driving wiring can be understood to be approximately equal to 0 cm.
  • the light-emitting device located at the outermost side of the light-emitting device array 200, its corresponding driving circuit is located at the outermost side of the pixel circuit array 100, and due to the inherent difference in size between the pixel circuit array 100 and the light-emitting device array 200, the light-emitting device will The length of the driving wire is approximately equal to 0.5% of the size of the light emitting device array 200 in the first direction. If the size of the display module in the first direction is 6 cm, the length of the driving wire is approximately equal to 0.3 mm. It can be seen that, if the first isolation structure is not provided, the uniformity of the wiring length needs to be greatly sacrificed when realizing a display device with a narrow frame.
  • the peripheral circuits can be placed under the light-emitting device, that is, more space is provided for setting other peripheral circuits. circuit, and arrange the light emitting device array part above other peripheral circuits, thereby narrowing the width of the left and right borders of the display module without affecting the light emitting area of the display module.
  • the length relationship of the driving wires can be effectively adjusted, that is, multiple pixels of the same color
  • the lengths of the driving wires corresponding to the light-emitting devices are similar, which avoids the excessive difference in length between the driving wires corresponding to the light-emitting devices of the same color, thereby affecting the response speed or luminous brightness of the light-emitting devices, thereby improving The display uniformity of the display module.
  • a first isolation structure 101 may be provided between every two adjacent first pixel circuits 111 to make the arrangement of the first pixel circuits 111 more uniform.
  • the length of the driving wires in each first pixel circuit 111 can be set in the same way, so as to further improve the uniformity of the length of the driving wires.
  • the first isolation structure may also be provided between only part of the two adjacent first pixel circuits, and the first isolation structure may not be provided between the remaining part of the adjacent two first pixel circuits. , which is not limited in this embodiment.
  • FIG. 5 is the second structural schematic diagram of the pixel circuit array 100 of an embodiment
  • FIG. 6 is a structural schematic diagram of a display module obtained based on the pixel circuit array 100 of the embodiment of FIG. 5 and the light emitting device array 200 of the embodiment of FIG. 3
  • the first isolation structure may be the second pixel circuit 112, that is, the first sub-array 110 includes a plurality of first pixel circuits 111 and a plurality of second pixel circuits 112 , two first pixel circuits 111 and one second pixel circuit 112 are shown in the embodiment in FIG. 5 .
  • One second pixel circuit 112 is provided between any two adjacent first pixel circuits 111 in the first direction, the first direction is perpendicular to the thickness direction of the display module, that is, the second A pixel circuit 111 and a second pixel circuit 112 are arranged at intervals in the first direction.
  • the first direction may be the width direction of the display module.
  • a plurality of first pixel sub-circuits in each first pixel circuit 111 may be arranged in an array, for example, arranged in an array of 4 rows ⁇ 4 columns as shown in the embodiment of FIG. 5 . It should be noted that the number and arrangement of the first pixel sub-circuits of the first pixel circuit 111 in FIG. 5 are only for illustrative purposes, and are not intended to limit the scope of protection of this embodiment.
  • the first isolation substructure may be a second pixel subcircuit, and the plurality of second pixel subcircuits are not connected to the light emitting device, that is, the second pixel circuit 112 may include a plurality of second pixel subcircuits.
  • the plurality of second pixel sub-circuits may be arranged along the second direction, or may be arranged in an array.
  • the size of the first pixel sub-circuit may be the same as that of the second pixel sub-circuit
  • the structure of the second pixel sub-circuit may be the same as that of the first pixel sub-circuit, so as to reduce the pixel circuit array 100 It can also reduce the differential influence of various optical effects on the size structure during the exposure preparation process, thereby improving the preparation yield of the pixel circuit array.
  • the second pixel subcircuit can be understood as a dummy pixel subcircuit (dummy pixel), that is, as shown in FIG. 6 , the second pixel subcircuit is not connected to the light emitting device, but is only used to optimize the size and arrangement of the pixel circuit array.
  • a larger space can be provided for arranging other peripheral circuits, that is, other peripheral circuits and the pixel circuit array 100 are arranged in the same layer, and the light emitting device
  • the array 200 is partly arranged on other peripheral circuits, so that the width of the left and right borders of the display module can be narrowed by moving the positions of other peripheral circuits on the basis of keeping the light emitting area of the display module unchanged.
  • the second pixel sub-circuit can fill the gap between the first pixel sub-circuits caused by size reduction, so as to achieve the above-mentioned purpose of position correspondence, improve the arrangement uniformity of the first pixel sub-circuit, thereby improving the display uniformity of the display module. sex.
  • the second pixel sub-circuit (dummy pixel) identical to the first pixel sub-circuit, it can be ensured that the structure, size and spacing of each pixel sub-circuit inside the pixel circuit array 100 are consistent, avoiding the problem caused by the inconsistency of circuit wiring density.
  • the problem of the screen Mura the consistent structure of the pixel sub-circuits is also conducive to the stability of the manufacturing process, ensuring the electrical consistency of the thin film transistors and ensuring the uniformity of the display.
  • the first pixel circuit 111 can be aligned with the second pixel circuit 112 in the second direction.
  • the first pixel circuit 111 may have a first side edge and a third side edge extending along the second direction, the first side edge may also be understood as a left edge, and the third side edge may also be understood as a right edge.
  • the first pixel circuit 111 may also have a second side edge and a fourth side edge extending along the first direction, the second side edge may also be understood as an upper edge, and the fourth side edge may also be understood as a lower edge.
  • One side edge of the second pixel circuit 112 is aligned with the second side edge of the first pixel circuit 111 in the second direction, thereby simplifying the design of the pixel circuit array 100 .
  • Fig. 7 is a schematic structural diagram of the first repeating unit 113 and the corresponding light emitting device in an embodiment.
  • one adjacent first pixel circuit 111 and one second pixel circuit 111 are defined.
  • the pixel circuits 112 together form a first repeating unit 113 .
  • this embodiment takes the first pixel circuit 111 on the left and the second pixel circuit 112 on the right as an example to divide to form the first repeating unit 113. In other embodiments, it can also be The first pixel circuit 111 on the right and the second pixel circuit 112 on the left are divided as an example.
  • the plurality of light-emitting repeating units 210 are in one-to-one correspondence with the plurality of first pixel circuits 111 .
  • the difference between the size of the light-emitting repeating unit 210 in the first direction and the size of the first repeating unit 113 in the first direction is within a third preset range, that is, it can be understood that the light-emitting repeating unit 210
  • the size in the first direction is similar to the size of the first repeating unit 113 in the first direction.
  • the third preset range may be, for example, 0um to 5um.
  • the correspondence between the positions of the light-emitting repeating unit 210 and the first repeating unit 113 can be realized, thereby setting a shorter driving line, To improve the stability and reliability of the driving current.
  • Fig. 8 is one of the circuit diagrams of the first pixel sub-circuit of an embodiment.
  • the first pixel sub-circuit includes a drive transistor T1, an anode reset unit 1511, a gate reset unit 1512, a data write Input unit 1513, threshold compensation unit 1514 and light emission control unit 1515.
  • the driving transistor T1 is used to generate a driving current.
  • the gate of the driving transistor T1 is connected to the gate reset unit 1512 , the first pole of the driving transistor T1 is used to receive the data signal Data, and the second pole of the driving transistor T1 can output the driving current correspondingly.
  • the current value of the driving current is determined by the data signal Data, and directly affects the light-emitting brightness of the light-emitting device.
  • the control terminal of the anode reset unit 1511 is used to receive the second scan signal Scan(n), the input terminal of the anode reset unit 1511 is used to receive the reset voltage signal Vinit, and the output terminal of the anode reset unit 1511 is connected to the anode of the light emitting device.
  • the anode reset unit 1511 is used to receive the reset voltage Vinit through the input terminal after the gate of the driving transistor T1 is reset, and pull down the anode of the light emitting device connected thereto to the reset voltage Vinit, so as to reset the anode of the light emitting device.
  • the reset voltage Vinit can be understood as the initial charging voltage of the anode of the light emitting device.
  • the control terminal of the gate reset unit 1512 is connected to the gate control terminal for receiving the first scan signal Scan(n-1); the input terminal of the gate reset unit 1512 is connected to the second reset terminal for receiving the reset voltage Vinit ; The output terminal of the gate reset unit 1512 is connected to the gate of the driving transistor T1. Specifically, the gate reset unit 1512 can pull down the gate voltage of the driving transistor T1 to the reset voltage Vinit according to the first scanning signal Scan(n-1) received by the control terminal, so as to reset the gate of the driving transistor T1 .
  • the data writing unit 1513 includes a data writing transistor T2, the gate of the data writing transistor T2 is connected to the second scanning signal line Scan(n), the first pole of the data writing transistor T2 is connected to the data signal line, and the data writing transistor T2 is connected to the data signal line.
  • the second pole of the transistor T2 is connected to the first pole of the driving transistor T1, and the data writing transistor T2 is used to control the signal between the second scanning signal line and the first pole of the driving transistor T1 according to the second scanning signal Scan(n). On and off of the transmission path.
  • the data writing transistor T2 when the second scanning signal Scan(n) is at a low level, the data writing transistor T2 is turned on, and transmits the data signal Data to the first transistor of the driving transistor T1.
  • the data writing transistor T2 is turned off.
  • the data writing unit 1513 is not limited to the data writing transistor T2 of this embodiment, and may also be other circuit structures capable of realizing the signal transmission function according to the enable control signal.
  • the threshold compensation unit 1514 is connected to the gate and the second electrode of the driving transistor T1 respectively, and is used for controlling the on-off of the signal transmission path between the gate and the second electrode of the driving transistor T1 according to the second scan signal Scan(n). Specifically, by setting the threshold compensation unit 1514, the threshold voltage of the driving transistor T1 can be compensated, so as to prevent the threshold voltage of the driving transistor T1 from affecting the brightness of the light emitting device.
  • the threshold compensation unit 1514 includes a threshold compensation transistor T3 and a storage capacitor C1.
  • the storage capacitor C1 is connected to the second power supply voltage terminal VDD and the gate of the driving transistor T1 respectively.
  • the gate of the threshold compensation transistor T3 is connected to the first scanning signal line, the first electrode of the threshold compensation transistor T3 is connected to the second electrode of the driving transistor T1, and the second electrode of the threshold compensation transistor T3 is connected to the gate of the driving transistor T1.
  • the threshold compensation transistor T3 is used for controlling the on-off of the signal transmission path between the gate and the second electrode of the driving transistor T1 according to the second scan signal Scan(n).
  • threshold compensation transistor T3 as a P-type transistor as an example, when the second scan signal Scan(n) is at a low level, threshold compensation is performed and the storage capacitor C1 is charged, so that the compensation result is stored in the storage capacitor C1 .
  • the threshold compensation transistor T3 may be a double-gate transistor.
  • the threshold compensation transistor T3 with a double-gate transistor structure can effectively improve the reliability of the threshold compensation, thereby improving the display quality of the display device. It can be understood that other transistors in the first pixel sub-circuit may also be double-gate transistors to further improve display quality.
  • the light emission control unit 1515 includes a first control transistor T5 and a second control transistor T6.
  • the gate of the first control transistor T5 is used to receive the light-emitting control signal
  • the first pole of the first control transistor T5 is connected to the second power supply voltage terminal
  • the second pole of the first control transistor T5 is connected to the first terminal of the driving transistor T1.
  • the first control transistor T5 is used to control the on-off of the signal transmission path between the second power supply voltage terminal and the first pole of the driving transistor T1 according to the light emission control signal EM.
  • the gate of the second control transistor T6 is used to receive the light emission control signal EM, the first pole of the second control transistor T6 is connected to the second pole of the driving transistor T1, and the second pole of the second control transistor T6 is connected to the anode of the light emitting device,
  • the second control transistor T6 is used for controlling the on-off of the signal transmission path between the second pole of the driving transistor T1 and the anode of the light-emitting device according to the light-emitting control signal EM.
  • the first control transistor T5 and the second control transistor T6 are P-type transistors as an example for illustration, when the light emission control signal EM is at a low level, the first control transistor T5 and the second control transistor T6 are turned on, The voltage of the first pole of the driving transistor T1 is pulled up to the second power supply voltage VDD, and the gate-source voltage difference of the first driving transistor T1 changes to generate a driving current and output the driving current to the light emitting device, thereby controlling the light emitting device to emit light.
  • various transistors in this embodiment are not limited to the P-type transistors in the foregoing embodiments, and may also be N-type transistors and the like. For different types of transistors, their corresponding driving methods can also be adaptively adjusted.
  • the first pixel sub-circuit of this embodiment is not limited to the 7T1C first pixel sub-circuit in the foregoing embodiments, that is, the first pixel sub-circuit may also have other numbers of transistors, so that A light-weight display device, or a more flexible display function with a larger number of transistors, for example, can also be other types of driving circuits such as 3T1C, 6T1C, and 6T2C.
  • FIG. 9 is a schematic cross-sectional view of a display module according to an embodiment.
  • the display module further includes a gate driving circuit 300 .
  • the gate drive circuit 300 is arranged adjacent to the pixel circuit array 100 in the first direction, and the projection of the gate drive circuit 300 on the virtual plane 201 along the third direction is along the line of the light emitting device array 200
  • the projections of the third direction on the virtual plane 600 partially overlap, the third direction is the thickness direction of the display module, and the virtual plane 600 is a plane perpendicular to the third direction.
  • the virtual The plane 600 is not a feature that actually exists in the display module, but a reference plane introduced for the convenience of explaining the features of the display module.
  • FIG. 10 is a third structural schematic diagram of a display module according to an embodiment.
  • each driving wire L is not shown in FIG. 10 .
  • the gate driving circuit 300 is respectively connected to each of the first pixel sub-circuits, and the gate driving circuit 300 is used to drive the light emitting device corresponding to each of the first pixel sub-circuits to emit light.
  • the gate driving circuit 300 may be a GOA (Gate on Array) circuit.
  • GOA Gate on Array
  • the gate driving circuit 300 includes a first driving unit 310 and a second driving unit 320 .
  • the first driving unit 310 is connected to the first pixel sub-circuit, and the first driving unit 310 is used to generate a scanning control signal, and the scanning control signal is used to control the first pixel sub-circuit to respectively perform gate reset, Anode reset and data writing, that is, the scan control signal includes a first scan signal Scan(n ⁇ 1) and a second scan signal Scan(n).
  • the second driving unit 320 is connected with the first pixel sub-circuit, and the second driving unit 320 is used to generate the light emission control signal EM, and the light emission control signal EM is used to control the on-off of the output path of the driving current.
  • the output path is a path between the first pixel sub-circuit and the corresponding light emitting device.
  • FIG. 11 is a schematic top view of the positions of the first gate sub-circuit 311 and the second gate sub-circuit 312 according to an embodiment.
  • the first direction is parallel to that of the display module.
  • the display panel includes a display area AA and a non-display area NAA arranged around the display area.
  • the display module also includes a plurality of gate lines 400, and each of the gate lines 400 is respectively connected to a plurality of the first pixel sub-circuits in the pixel circuit array 100 (that is, a plurality of rectangular structures arranged in an array in the figure).
  • the first driving unit 310 includes a first gate sub-circuit 311 and a second gate sub-circuit 312 arranged in the non-display area NAA.
  • the first gate sub-circuit 311 is disposed on one side of the pixel circuit array 100 in the first direction
  • the second gate sub-circuit 312 is disposed on the other side of the pixel circuit array 100 in the first direction. side. Wherein, both ends of each gate line 400 are respectively connected to the first gate sub-circuit 311 and the second gate sub-circuit 312 .
  • each gate line 400 receives the same signal from both ends, that is, the single-row double-drive driving method can make the voltage difference between any two points on the gate line 400 within the sixth preset within range.
  • the sixth preset range may be, for example, 0 mV to 0.02 mV.
  • FIG. 12 is a schematic cross-sectional view of the positions of the first gate sub-circuit 311 and the second gate sub-circuit 312 of an embodiment.
  • the first gate sub-circuit 311 is positioned along the The projections of the three directions on the virtual plane 600 and the projection of the light emitting device array 200 along the third direction on the virtual plane 600 have a first overlapping area, and the virtual plane 600 is a plane perpendicular to the third direction.
  • the projection of the second gate sub-circuit 312 on the virtual plane 600 along the third direction and the projection of the light emitting device array 200 on the virtual plane 600 along the third direction have a second overlapping area.
  • the first overlapping area is equal to the second overlapping area.
  • the first pixel sub-circuit and the second pixel sub-circuit respectively include a plurality of thin film transistors, and each of the thin film transistors in the first pixel sub-circuit and the second pixel sub-circuit is Low temperature polycrystalline (Low Temperature Poly-silicon, LTPS) transistor.
  • FIG. 13 is a schematic cross-sectional view of an LTPS-structured drive circuit in an embodiment.
  • the LTPS-structured drive circuit is a drive circuit in which all thin film transistors are LTPS transistors.
  • the cross-sectional direction of FIG. 13 is perpendicular to the display surface of the display module. .
  • the substrate may include polyimide (PI) substrates 1112 and first buffer layers 1113 arranged alternately in sequence.
  • PI polyimide
  • the substrate may also include more polyimide (PI) substrates 1112 and first buffer layers 1113 .
  • a first gate insulating layer 1114 , an interlayer insulating layer 1115 and a planarization layer 1116 are also disposed on the substrate.
  • the first gate insulating layer 1114 , the interlayer insulating layer 1115 , and the planarization layer 1116 also show two above-mentioned first pixel sub-circuits.
  • the display module further includes a plurality of driving wires L, and a plurality of the first pixel sub-circuits are respectively connected to a plurality of the light emitting devices in one-to-one correspondence through the plurality of driving wires L.
  • the first pixel sub-circuits are respectively used to output driving signals to the anodes 1107 of the connected light emitting devices.
  • the wiring connected between the output end of the driving circuit and the anode 1107 of the light emitting device is defined as the driving wiring L.
  • the driving trace L may be a transparent metal wire, for example, an indium tin oxide (Indium Tin Oxide, ITO) metal wire, an aluminum zinc oxide (Alumina zinc oxide, AZO) metal wire, and the like.
  • the first pixel sub-circuit 110a includes a first gate 1101, a first source 1102, a first drain 1103, a source contact structure 1104 and a corresponding drain contact structure 1105, and the anode 1107 layer in the first light emitting device passes through The driving wire L is electrically connected to the first source 1102 .
  • the first pixel sub-circuit 110b may also include a first gate 1101, a first source 1102, a first drain 1103, a source contact structure 1104 and a drain contact structure 1105, and the anode 1107 layer in the second light emitting device is also passed through The driving wire L is electrically connected to the corresponding first source 1102 . Referring to FIG.
  • the first repeating unit 113 may include a plurality of first pixel sub-circuits arranged in an array of 4n rows ⁇ 4n columns, and A plurality of second pixel sub-circuits arranged in an array of 4n rows ⁇ 1 column, wherein n is a positive integer.
  • a plurality of the second pixel sub-circuits are distributed.
  • the setting method of this embodiment can reduce the difference in driving performance between different light emitting devices on the basis of setting a larger number of first pixel sub-circuits with actual driving functions.
  • the second pixel sub-circuit includes a plurality of thin film transistors, at least one of the plurality of thin film transistors is a low temperature polycrystalline oxide (Low Temperature Poly Crystalline Silicon and Oxide, LTPO) transistor.
  • LTPO Low Temperature Poly Crystalline Silicon and Oxide
  • the transistors T3 and T4 affecting leakage in FIG. 8 may be replaced with oxide thin film transistors (Thin Film Transistor, TFT), and oxide transistors have better leakage suppression performance. That is, the transistor T3 and transistor T4 in FIG. 8 are replaced from the LTPS structure to the LTPO structure, and the other transistors are still in the LTPS structure, and the connection structure of the circuit remains unchanged, so as to achieve the purpose of controlling leakage.
  • FIG. 1 Low Temperature Poly Crystalline Silicon and Oxide
  • the driving circuit with an LTPO structure is a driving circuit in which at least one thin film transistor is an LTPO transistor.
  • the cross-sectional direction of FIG. 14 is perpendicular to the display surface of the display module. .
  • the arrangement of the substrate, the first source 1102 , the first drain 1103 and the first gate 1101 is the same as that of the embodiment in FIG. 13 , and will not be repeated here.
  • the light shielding layer 1111 is set on the same layer as the first gate 1101, the second buffer layer 1113 between the interlayer insulating layer 1115 and the second active layer 1108, and the drain contact structure 1105 overlaps the steps of the second active layer 1108 Structurally, the second active layer 1108 is formed with a second source 1102 and a second drain 1103, the shape of the second gate insulating layer 1109 is the same as that of the second gate 1110, the second active layer 1108, the second The gate insulating layer 1109 and the second gate 1110 are stacked in sequence, and the second interlayer dielectric layer covers part of the upper surface of the second gate insulating layer 1109, the second gate 1110 and the second active layer 1108, and the second active The region of the upper surface of the layer 1108 not covered by the second interlayer
  • the second pixel sub-circuit includes an emission control line (not shown in FIG. 14 ) for transmitting an emission control signal EM, and two of the second pixel subcircuits adjacently arranged in the first direction
  • the pixel sub-circuits are arranged symmetrically with respect to a virtual symmetry plane (as shown by the dotted line 1117 in FIG. 14 ), and share the same light emission control line.
  • the virtual symmetry plane is a plane perpendicular to the first direction. Comparing Figure 13 and Figure 14, it can be seen that the film layer structure of the driving circuit with LTPO structure is relatively complicated.
  • the circuit structure shown in the embodiment of FIG. 15 includes two first pixel sub-circuits, but the structure of each first pixel sub-circuit is the same as that of the embodiment in FIG. 8 , and will not be repeated here.
  • FIG. 16 is the fourth structural schematic diagram of a display module in an embodiment.
  • the first repeating unit 113 includes a plurality of first pixel sub-circuits arranged in an array of 4n rows ⁇ 8n columns.
  • the second pixel circuit 112 includes a plurality of second pixel sub-circuits arranged in an array of 4n rows ⁇ 2m columns, wherein m and n are positive integers. Wherein, as shown in FIG. 16 , m can be 1, and n can also be 1.
  • two adjacent second pixel sub-circuits are arranged symmetrically with respect to a virtual symmetry plane (as shown by the dotted line 1117 in FIG. 14 ). It can be understood that it is necessary to make the number of columns of the sub-pixel circuits in the first repeating unit 113 an even number to realize the above-mentioned symmetric setting, so as to be compatible with the LTPO process.
  • the first pixel sub-circuit may also use an LTPS structure driving circuit
  • the second pixel sub-circuit may use an LTPO structure driving circuit to form a pixel circuit array.
  • the length difference between the driving wires connected to the plurality of first pixel sub-circuits at corresponding positions in each of the first pixel circuits is within a fifth preset range. It can be understood that, in order to achieve better display quality, the lengths between the driving wires connected to the plurality of first pixel sub-circuits at corresponding positions should be set to be equal. That is, from a design point of view, the fifth preset range should be 0um. However, due to certain process errors in the manufacturing process, the fifth preset range can be allowed to slightly increase, for example, 0 um to 1 um. For example, the two first pixel sub-circuits in the dotted line box in FIG.
  • the light emitting devices at the corresponding positions need to be turned on at the same time, so as to jointly realize the required display color and brightness.
  • the preset threshold may be, for example, 0.01ms.
  • the lighting time refers to the time when the light emitting device reaches a stable target brightness, and the display driver chip respectively determines the target brightness of each light emitting device according to the picture to be displayed.
  • FIG. 17 is a third schematic structural diagram of a pixel circuit array 100 according to an embodiment.
  • the pixel circuit array 100 further includes a second sub-array 120 .
  • the second sub-array 120 is disposed adjacent to the first sub-array 110 in the first direction, and the second sub-array 120 includes a plurality of the first pixel circuits 111 .
  • FIG. 18 is a schematic structural diagram of a display module formed based on the pixel circuit array 100 in the embodiment of FIG. 17. Referring to FIG.
  • the overlapping area refers to the overlapping area in the third direction, that is, between the projection of the light emitting device array 200 on the virtual plane perpendicular to the third direction and the projections of other peripheral circuits on the virtual plane perpendicular to the third direction the overlapping area.
  • the first sub-array 110 structure is used in the middle area, and the first sub-array 110 structure is used in the edge area.
  • the structure of the two sub-arrays 120 can not only achieve the purpose of narrowing the display frame to a large extent, but also reduce the impact on user experience. For example, when a layer of ITO is used for wiring, a space of 200um to 400um can be obtained at the left and right borders to provide a display module with a narrower border.
  • the second sub-array 120 in the embodiment of FIG. 17 only shows 8 columns of first pixel sub-circuits, the second sub-array 120 can actually have more columns of first pixel sub-circuits as required. , to further optimize narrow bezel performance.
  • one side edge of the second sub-array 120 is aligned with the first side edge of the first sub-array 110 in the second direction, and the second The direction is perpendicular to the first direction and perpendicular to the thickness direction of the display module.
  • the method of defining each side edge of the first sub-array 110 in this embodiment is the same as the method of defining the side edge of the first pixel circuit in the foregoing embodiment, and details are not repeated here.
  • the design difficulty of the pixel driving circuit can be reduced without affecting the display function.
  • the pixel circuit array 100 further includes a third sub-array 130, wherein the third sub-array 130 can be understood as being relatively close to the center of the display module, while the first sub-array 110 Relatively close to the frame of the display module.
  • FIG. 20 is a schematic structural diagram of a display module formed based on the pixel circuit array 100 of the embodiment in FIG. 19. Referring to FIG. 19 and FIG. adjacently arranged in the second direction, the second direction is perpendicular to the first direction and perpendicular to the thickness direction of the display module.
  • the third sub-array 130 includes a plurality of the first pixel sub-circuits, a plurality of the first isolation sub-structures and a plurality of second isolation sub-structures, each of the second isolation sub-structures is located in the second direction between two adjacent first pixel sub-circuits in the second direction or between two adjacent first isolation sub-structures in the second direction, the plurality of second isolation sub-structures and the plurality of the The relative positions of the first pixel sub-circuits make the difference in length of the driving wires corresponding to the plurality of light emitting devices of the same color within the second preset range.
  • the second preset range may be, for example, 0um to 100um.
  • the length difference of the driving wires L corresponding to the light emitting devices of the same color within the second preset range, the brightness difference of the light emitting device caused by the length difference of the driving wires can be reduced, thereby improving the display of the display module. Uniformity.
  • the third sub-array 130 may include a plurality of first repeating units 113 and a plurality of second isolation structures, and the second isolation structures are located between two adjacent first repeating units in the second direction. Between 113.
  • the length relationship of the driving wiring can be effectively adjusted, that is, multiple of the same color
  • the lengths of the driving lines corresponding to the light-emitting devices are similar, which avoids the excessive difference in length between the driving lines corresponding to the light-emitting devices of the same color, which will affect the response speed or luminance of the light-emitting devices, thereby improving the display module. display uniformity.
  • the second isolation structure may be a third pixel circuit 131 , that is, the third sub-array 130 includes a plurality of the first repeating units 113 and a plurality of third pixel circuits 131 .
  • the third pixel circuit 131 includes a plurality of third pixel sub-circuits, the structure of the third pixel sub-circuit may be the same as that of the first pixel sub-circuit, and the third pixel sub-circuit is not the same as the first pixel sub-circuit.
  • the light emitting device is electrically connected.
  • the third pixel sub-circuit By setting the third pixel sub-circuit identical to the first pixel sub-circuit, it is possible to ensure that the structure and size of each pixel sub-circuit inside the pixel circuit array 100 are consistent, and to avoid the problem of screen mura caused by inconsistent circuit trace density. Moreover, the consistent size and structure of the pixel sub-circuits is also conducive to the stability of the manufacturing process, ensuring the consistency of the electrical properties of the thin film transistors and the uniformity of the display. Still further, multiple third pixel sub-circuits in the same third pixel circuit 131 may be arranged along the first direction.
  • a second isolation structure is provided between any two adjacent first repeating units 113 in the second direction. That is, one third pixel circuit 131 is provided between any two adjacent first repeating units 113 in the second direction.
  • the size of the light emitting device array 200 in the second direction is larger than the size of the pixel circuit array 100 in the second direction.
  • one side edge of the third sub-array 130 is aligned with the second side edge of the first sub-array 110 in the first direction, the second side edge is connected to the first side edge, And the plurality of third pixel sub-circuits in the third pixel circuit 131 are arranged along the first direction.
  • a difference between the sum of the sizes of the first repeating unit 113 and the third pixel circuit 131 in the second direction and the size of the light emitting repeating unit in the second direction is within a fourth preset range.
  • the fourth preset range may be, for example, 0um to 10um.
  • FIG. 21 is a fifth structural schematic diagram of a pixel circuit array according to an embodiment.
  • the pixel circuit array 100 further includes a fourth sub-array 140 .
  • the fourth sub-array 140 is arranged adjacent to the third sub-array 130 in the first direction, and is arranged adjacent to the second sub-array 120 in the second direction, and the fourth sub-array 140 includes A plurality of first pixel circuits and a plurality of third isolation structures, the third isolation structures include a plurality of second isolation substructures, and the third isolation structures are located between two adjacent pixel circuits in the second direction between the first pixel circuits. Further, one third isolation structure is provided between any two adjacent first pixel circuits 111 in the second direction in the fourth sub-array 140 .
  • the third isolation structure may be a fourth pixel circuit 141 , that is, the fourth sub-array 140 may include a plurality of the first pixel circuits 111 and a plurality of fourth pixel circuits 141 .
  • the fourth pixel circuit 141 includes a plurality of the third pixel sub-circuits. Wherein, a plurality of the third pixel sub-circuits in the fourth pixel circuit 141 may be arranged along the first direction.
  • FIG. 22 is a schematic structural diagram of a display module formed based on the pixel circuit array 100 of the embodiment in FIG. 21. Referring to FIG. A larger number of light emitting devices increases the overlapping area of the light emitting device array 200 and other peripheral circuits (such as gate driving circuits) in the third direction.
  • FIG. 23 is a schematic diagram of the position of the light emitting device and the gate drive circuit in the display module of an embodiment
  • FIG. 24 is a partial schematic diagram of the connection relationship between the light emitting device and the first pixel sub-circuit in the embodiment of FIG. 23 , combined with reference As shown in Fig. 23 and Fig.
  • light emission can be realized by setting a plurality of second pixel sub-circuits (dummy pixel) arranged along the first direction and a plurality of second pixel sub-circuits (dummy pixel) arranged along the second direction
  • the device shares space with the peripheral circuits such as the gate drive circuit 300 in the third direction, thereby reducing the occupied area of the peripheral circuits in a plane parallel to the display surface, thereby providing a display device with a narrow frame.
  • Fig. 25 is a schematic cross-sectional view of a display module according to an embodiment.
  • the cross-sectional plane of this embodiment is parallel to the second direction and parallel to the third direction.
  • the display module further includes Fan out trace group 500.
  • the fan-out routing group 500 is arranged adjacent to the pixel circuit array 100 in the second direction, and the projection of the fan-out routing group 500 on the virtual plane 600 along the third direction is the same as that of the light emitting device array 200 along the third direction.
  • the projections of the directions on the virtual plane 600 partially overlap, the third direction is the thickness direction of the display module, and the virtual plane 600 is a plane perpendicular to the third direction.
  • the display panel further includes a display driving unit located in the non-display area NAA, and the display driving unit communicates with the pixels through the fan-out routing area.
  • the circuit array 100 is connected.
  • the display driving unit may be a display driver IC (Display Driver IC, DDIC).
  • DDIC Display Driver IC
  • FIG. 27 is a schematic diagram of the position of the light emitting device array 200 according to an embodiment.
  • the light emitting device array 200 is respectively connected to the first gate sub-circuit 311 and the second gate sub-circuit 312 in the first direction. Partially overlap, and partially overlap with the fan-out routing group 500 , so as to maximize the display area, thereby providing a display module with the narrowest frame.
  • the present application also provides a display device, including: the above-mentioned display module.
  • the frame of the display device can be narrowed, and the display uniformity of the display device can be optimized, thereby improving the comprehensive display performance of the display device.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

Un module d'affichage, celui-ci comprenant : un réseau de circuits de pixels (100) comprenant un premier sous-réseau (110), le premier sous-réseau (110) comprenant une pluralité de premiers sous-circuits de pixels et une pluralité de premières sous-structures d'isolation ; une pluralité de fils d'attaque ; et un réseau de dispositifs électroluminescents (200) comprenant une pluralité de dispositifs électroluminescents, la pluralité de dispositifs électroluminescents étant respectivement électriquement connectés à la pluralité de fils d'attaque selon une correspondance biunivoque, la pluralité de fils d'attaque étant respectivement électriquement connectés à la pluralité de premiers sous-circuits de pixels selon une correspondance biunivoque, de telle sorte que la pluralité de dispositifs électroluminescents sont électriquement conducteurs avec la pluralité de premiers sous-circuits de pixels selon une correspondance biunivoque, la taille du réseau de dispositifs électroluminescents (200) dans une première direction étant supérieure à la taille du réseau de circuits de pixels (100) dans la première direction, et la première direction étant perpendiculaire au sens de l'épaisseur du module d'affichage. Chacune des premières sous-structures d'isolation est respectivement située entre deux premiers sous-circuits de pixels adjacents dans la première direction, de sorte que la différence de longueur entre les fils d'attaque correspondant aux dispositifs électroluminescents de la même couleur se situe dans une première plage prédéfinie.
PCT/CN2022/096188 2021-07-19 2022-05-31 Module d'affichage et appareil d'affichage WO2023000832A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110813371.1 2021-07-19
CN202110813371.1A CN113506539B (zh) 2021-07-19 2021-07-19 显示模组和显示设备

Publications (1)

Publication Number Publication Date
WO2023000832A1 true WO2023000832A1 (fr) 2023-01-26

Family

ID=78013705

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/096188 WO2023000832A1 (fr) 2021-07-19 2022-05-31 Module d'affichage et appareil d'affichage

Country Status (2)

Country Link
CN (2) CN115273744A (fr)
WO (1) WO2023000832A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115273744A (zh) * 2021-07-19 2022-11-01 Oppo广东移动通信有限公司 显示模组和显示设备
CN113823214B (zh) * 2021-10-27 2023-11-10 Oppo广东移动通信有限公司 显示模组和显示设备
CN114512499A (zh) * 2022-01-28 2022-05-17 昆山国显光电有限公司 显示面板及显示设备
CN115136317B (zh) * 2022-05-24 2023-04-18 京东方科技集团股份有限公司 显示基板及其制造方法和显示装置
CN114942709A (zh) * 2022-06-07 2022-08-26 Oppo广东移动通信有限公司 触控显示屏和触控显示设备

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106783892A (zh) * 2017-02-15 2017-05-31 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置
CN107293570A (zh) * 2017-05-12 2017-10-24 上海天马微电子有限公司 一种显示面板和显示装置
CN109448566A (zh) * 2018-09-27 2019-03-08 上海天马微电子有限公司 一种显示面板及显示装置
JP2021033081A (ja) * 2019-08-26 2021-03-01 株式会社ジャパンディスプレイ 表示装置
CN113506539A (zh) * 2021-07-19 2021-10-15 Oppo广东移动通信有限公司 显示模组和显示设备
CN113539130A (zh) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 显示模组和显示设备
CN113823214A (zh) * 2021-10-27 2021-12-21 Oppo广东移动通信有限公司 显示模组和显示设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102478471B1 (ko) * 2015-07-03 2022-12-19 삼성디스플레이 주식회사 표시 장치
WO2021016946A1 (fr) * 2019-07-31 2021-02-04 京东方科技集团股份有限公司 Substrat d'affichage et son procédé de préparation, panneau d'affichage et appareil d'affichage
JP2017220528A (ja) * 2016-06-06 2017-12-14 株式会社Ｊｏｌｅｄ 有機ｅｌ表示パネル
US10692452B2 (en) * 2017-01-16 2020-06-23 Semiconductor Energy Laboratory Co., Ltd. Display device
CN110071138A (zh) * 2018-01-24 2019-07-30 株式会社日本有机雷特显示器 发光装置和显示装置
KR102600928B1 (ko) * 2018-07-05 2023-11-14 삼성디스플레이 주식회사 발광 표시 장치 및 그의 제조 방법
CN109801946B (zh) * 2019-01-30 2021-01-26 京东方科技集团股份有限公司 显示面板及显示装置
KR20210086289A (ko) * 2019-12-31 2021-07-08 엘지디스플레이 주식회사 표시 장치와 이를 이용한 멀티 표시 장치
CN111047996B (zh) * 2020-01-03 2021-12-10 武汉天马微电子有限公司 一种显示模组和显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106783892A (zh) * 2017-02-15 2017-05-31 京东方科技集团股份有限公司 一种阵列基板、显示面板及显示装置
CN107293570A (zh) * 2017-05-12 2017-10-24 上海天马微电子有限公司 一种显示面板和显示装置
CN109448566A (zh) * 2018-09-27 2019-03-08 上海天马微电子有限公司 一种显示面板及显示装置
JP2021033081A (ja) * 2019-08-26 2021-03-01 株式会社ジャパンディスプレイ 表示装置
CN113506539A (zh) * 2021-07-19 2021-10-15 Oppo广东移动通信有限公司 显示模组和显示设备
CN113539130A (zh) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 显示模组和显示设备
CN113823214A (zh) * 2021-10-27 2021-12-21 Oppo广东移动通信有限公司 显示模组和显示设备

Also Published As

Publication number Publication date
CN113506539B (zh) 2022-09-09
CN113506539A (zh) 2021-10-15
CN115273744A (zh) 2022-11-01

Similar Documents

Publication Publication Date Title
WO2023000830A1 (fr) Module d'affichage et dispositif d'affichage
US11716876B2 (en) Display panel, manufacture method thereof and display apparatus
WO2023000832A1 (fr) Module d'affichage et appareil d'affichage
JP2024056691A (ja) アレイ基板、表示パネル、スプライシング表示パネル、及び表示駆動方法
WO2023071560A1 (fr) Module d'affichage et dispositif d'affichage
WO2022242287A1 (fr) Circuit d'attaque de pixel, panneau d'affichage et son procédé de commande, et dispositif d'affichage
WO2022257703A1 (fr) Panneau d'affichage et appareil d'affichage
WO2022227265A1 (fr) Panneau d'affichage et appareil d'affichage
WO2019000959A1 (fr) Panneau d'affichage, procédé de fabrication correspondant et dispositif d'affichage
CN110061147A (zh) 显示面板及其制作方法、显示装置
WO2022001435A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2022166299A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2022083348A1 (fr) Substrat d'affichage et appareil d'affichage
WO2023197695A1 (fr) Module d'affichage et dispositif d'affichage
WO2021189485A1 (fr) Substrat d'affichage, procédé d'affichage et appareil d'affichage
KR101319319B1 (ko) 유기 전계발광소자
US20230189596A1 (en) Display panel and display device
US20230067919A1 (en) Display substrate and display device
WO2023001205A1 (fr) Écran d'affichage, dispositif d'affichage et procédé de commande d'écran d'affichage
WO2022252029A1 (fr) Substrat d'affichage et écran d'affichage
WO2022110015A1 (fr) Substrat d'affichage, panneau d'affichage et dispositif d'affichage
WO2021238512A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2023279374A1 (fr) Substrat d'affichage et dispositif d'affichage
WO2023092607A1 (fr) Substrat d'affichage et dispositif d'affichage
US11910678B1 (en) Display panel and display device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22844999

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE