WO2022128817A3 - Verfahren zur herstellung eines vorbehandelten verbundsubstrats und vorbehandeltes verbundsubstrat - Google Patents
Verfahren zur herstellung eines vorbehandelten verbundsubstrats und vorbehandeltes verbundsubstrat Download PDFInfo
- Publication number
- WO2022128817A3 WO2022128817A3 PCT/EP2021/085294 EP2021085294W WO2022128817A3 WO 2022128817 A3 WO2022128817 A3 WO 2022128817A3 EP 2021085294 W EP2021085294 W EP 2021085294W WO 2022128817 A3 WO2022128817 A3 WO 2022128817A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- composite substrate
- pretreated composite
- producing
- layer
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title abstract 15
- 239000002131 composite material Substances 0.000 title abstract 5
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000005468 ion implantation Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
- H01L21/0465—Making n or p doped regions or layers, e.g. using diffusion using ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Recrystallisation Techniques (AREA)
- Electrodes Of Semiconductors (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Physical Vapour Deposition (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2023535861A JP2023553476A (ja) | 2020-12-18 | 2021-12-10 | 前処理された複合基板の製造方法、および前処理された複合基板 |
EP21836127.7A EP4264658A2 (de) | 2020-12-18 | 2021-12-10 | Verfahren zur herstellung eines vorbehandelten verbundsubstrats und vorbehandeltes verbundsubstrat |
US18/267,564 US20240055251A1 (en) | 2020-12-18 | 2021-12-10 | Method for producing a pretreated composite substrate, and pretreated composite substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102020134222.5A DE102020134222A1 (de) | 2020-12-18 | 2020-12-18 | Verfahren zur Herstellung eines vorbehandelten Verbundsubstrats und vorbehandeltes Verbundsubstrat |
DE102020134222.5 | 2020-12-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2022128817A2 WO2022128817A2 (de) | 2022-06-23 |
WO2022128817A3 true WO2022128817A3 (de) | 2022-08-18 |
Family
ID=79230603
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2021/085294 WO2022128817A2 (de) | 2020-12-18 | 2021-12-10 | Verfahren zur herstellung eines vorbehandelten verbundsubstrats und vorbehandeltes verbundsubstrat |
Country Status (5)
Country | Link |
---|---|
US (1) | US20240055251A1 (de) |
EP (1) | EP4264658A2 (de) |
JP (1) | JP2023553476A (de) |
DE (1) | DE102020134222A1 (de) |
WO (1) | WO2022128817A2 (de) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014103518A1 (de) * | 2013-03-14 | 2014-09-18 | Infineon Technologies Ag | Ein verfahren zum herstellen eines siliziumkarbidsubstrats für eine elektrische siliziumkarbidvorrichtung, ein siliziumkarbidsubstrat und eine elektrische siliziumkarbidvorrichtung |
US20190122850A1 (en) * | 2016-04-04 | 2019-04-25 | mi2-factory GmbH | Energy filter element for ion implantation systems for the use in the production of wafers |
DE102019112985A1 (de) * | 2019-05-16 | 2020-11-19 | mi2-factory GmbH | Verfahren zur Herstellung von Halbleiterbauelementen |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102015112649B4 (de) | 2015-07-31 | 2021-02-04 | Infineon Technologies Ag | Verfahren zum bilden eines halbleiterbauelements und halbleiterbauelement |
DE102017127169B4 (de) | 2017-11-17 | 2022-01-27 | Infineon Technologies Ag | Verfahren zur herstellung eines halbleiterbauelements |
DE102018102415B4 (de) | 2018-02-02 | 2022-09-01 | Infineon Technologies Ag | Waferverbund und verfahren zur herstellung eines halbleiterbauteils |
-
2020
- 2020-12-18 DE DE102020134222.5A patent/DE102020134222A1/de active Pending
-
2021
- 2021-12-10 US US18/267,564 patent/US20240055251A1/en active Pending
- 2021-12-10 WO PCT/EP2021/085294 patent/WO2022128817A2/de active Application Filing
- 2021-12-10 JP JP2023535861A patent/JP2023553476A/ja active Pending
- 2021-12-10 EP EP21836127.7A patent/EP4264658A2/de active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014103518A1 (de) * | 2013-03-14 | 2014-09-18 | Infineon Technologies Ag | Ein verfahren zum herstellen eines siliziumkarbidsubstrats für eine elektrische siliziumkarbidvorrichtung, ein siliziumkarbidsubstrat und eine elektrische siliziumkarbidvorrichtung |
US20190122850A1 (en) * | 2016-04-04 | 2019-04-25 | mi2-factory GmbH | Energy filter element for ion implantation systems for the use in the production of wafers |
DE102019112985A1 (de) * | 2019-05-16 | 2020-11-19 | mi2-factory GmbH | Verfahren zur Herstellung von Halbleiterbauelementen |
Non-Patent Citations (1)
Title |
---|
KRIPPENDORF ET AL: "Dotierung von SiC mittels Energiefilter fuer Ionenimplantation", 6 October 2015, MIKROSYSTEMTECHNIK 2015; 4 (CONFERENCE INFO: MIKROSYSTEMTECHNIK 2015 - MIKROSYSTEMTECHNIK KONGRESS 2015; 2015; KARLSRUHE, DEUTSCHLAND),, PAGE(S) 334 - 337, XP009194563 * |
Also Published As
Publication number | Publication date |
---|---|
WO2022128817A2 (de) | 2022-06-23 |
EP4264658A2 (de) | 2023-10-25 |
JP2023553476A (ja) | 2023-12-21 |
DE102020134222A1 (de) | 2022-06-23 |
US20240055251A1 (en) | 2024-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7115481B2 (en) | Method for concurrently producing at least a pair of semiconductor structures that each include at least one useful layer on a substrate | |
US20100055874A1 (en) | Layer transfer of films utilizing controlled propagation | |
CN109979809B (zh) | 一种单晶薄膜的制备方法、单晶薄膜及谐振器装置 | |
WO2007070321A3 (en) | System and method for the manufacture of semiconductor devices by the implantation of carbon clusters | |
CN104272436A (zh) | 用于形成光电子装置的技术 | |
CN1744298A (zh) | 一种绝缘体上硅的制作方法 | |
CN101101891A (zh) | 绝缘体上硅及其制备工艺 | |
CN109103247A (zh) | 半导体装置及其制造方法 | |
US8652952B2 (en) | Semiconductor structure made using improved multiple ion implantation process | |
CN102214594A (zh) | 用于制造半导体衬底的方法 | |
JP2001077044A (ja) | シリコン系結晶薄板の製造方法および光電変換素子用基板の製造方法 | |
WO2022128817A3 (de) | Verfahren zur herstellung eines vorbehandelten verbundsubstrats und vorbehandeltes verbundsubstrat | |
KR20080050862A (ko) | 태양전지의 전극 형성방법, 태양전지의 제조방법 및태양전지 | |
US20140030836A1 (en) | Silicon Carbide Lamina | |
CN106910682B (zh) | 一种采用向改性Si薄膜引入辅助性离子提高光学性能的方法 | |
SG138581A1 (en) | Method of producing bonded wafer | |
WO2009054115A1 (ja) | SOI(Silicon on insulator)構造の半導体装置およびその製造方法 | |
CN103222027B (zh) | 使用改进的伪同步多离子注入工艺制作的半导体结构 | |
CN106952812A (zh) | 一种GaN器件键合方法 | |
KR101698912B1 (ko) | 삼중 주입을 사용하는, 클리빙에 의해 실리콘 박막을 분리하는 방법 | |
US20110207306A1 (en) | Semiconductor structure made using improved ion implantation process | |
WO2023285460A3 (de) | Verfahren zur herstellung eines elektronischen halbleiterbauelements | |
US8008175B1 (en) | Semiconductor structure made using improved simultaneous multiple ion implantation process | |
WO2018220299A3 (fr) | Procédé de fabrication d'un convertisseur lumière-électricité tout en silicium pour une photoconvertion géante | |
JP2015525964A (ja) | 層を転写するためのプロセス |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21836127 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2023535861 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18267564 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2021836127 Country of ref document: EP Effective date: 20230718 |