WO2021143242A1 - 封装结构及其制备方法 - Google Patents
封装结构及其制备方法 Download PDFInfo
- Publication number
- WO2021143242A1 WO2021143242A1 PCT/CN2020/122407 CN2020122407W WO2021143242A1 WO 2021143242 A1 WO2021143242 A1 WO 2021143242A1 CN 2020122407 W CN2020122407 W CN 2020122407W WO 2021143242 A1 WO2021143242 A1 WO 2021143242A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- passivation layer
- metal
- electronic device
- preparation
- Prior art date
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 48
- 238000002360 preparation method Methods 0.000 title claims abstract description 30
- 229910052751 metal Inorganic materials 0.000 claims abstract description 222
- 239000002184 metal Substances 0.000 claims abstract description 222
- 238000002161 passivation Methods 0.000 claims abstract description 170
- 238000004519 manufacturing process Methods 0.000 claims abstract description 41
- 238000005530 etching Methods 0.000 claims abstract description 12
- 239000010410 layer Substances 0.000 claims description 343
- 238000000034 method Methods 0.000 claims description 51
- 239000000463 material Substances 0.000 claims description 33
- 229910000679 solder Inorganic materials 0.000 claims description 20
- 229920005989 resin Polymers 0.000 claims description 14
- 239000011347 resin Substances 0.000 claims description 14
- 239000012790 adhesive layer Substances 0.000 claims description 10
- 238000003825 pressing Methods 0.000 claims description 10
- 238000009713 electroplating Methods 0.000 claims description 4
- 238000005538 encapsulation Methods 0.000 claims description 2
- 230000010354 integration Effects 0.000 abstract description 15
- 238000005253 cladding Methods 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 10
- 229920001451 polypropylene glycol Polymers 0.000 description 10
- 230000017525 heat dissipation Effects 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 5
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 5
- 239000005022 packaging material Substances 0.000 description 5
- 229920003192 poly(bis maleimide) Polymers 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000012858 packaging process Methods 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 238000005553 drilling Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 238000001746 injection moulding Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 238000012536 packaging technology Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 230000009993 protective function Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68313—Auxiliary support including a cavity for storing a finished device, e.g. IC package, or a partly finished device, e.g. die, during manufacturing or mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
Definitions
- This application relates to the field of packaging technology, in particular to a packaging structure and a preparation method thereof.
- the rapid development of electronic products requires continuous evolution of the packaging structure toward a smaller area and thinner thickness.
- the existing chip-embedded packaging structure is limited by the existing manufacturing method, and the product integration is low and the production cost is high.
- the embodiments of the present application provide a package structure and a manufacturing method thereof, so as to improve the integration degree of the package structure and reduce the production cost of the package structure.
- the manufacturing method of the packaging structure described in this application includes:
- first passivation layer and the second passivation layer metal pillars connected to the metal traces are respectively formed, and the first passivation layer, the second passivation layer, and the metal traces The wire and the metal pillar together constitute a redistribution layer;
- An accommodating cavity is formed on the redistribution layer, and an electronic device is packaged in the accommodating cavity.
- the top surface and the bottom surface of the electronic device are respectively located on both sides of the metal wiring.
- the metal traces are formed first, and then metal pillars are formed on two opposite surfaces of the metal traces to form the metal lines in the redistribution layer, and the metal pillars are arranged on the metal traces.
- the position of the two surfaces of the wire thus realizes the flexible design of the metal circuit to support the formation of different metal circuits according to different electronic devices.
- the metal circuit is flexible in composition, and the metal circuit is flexible through the first passivation layer, the second passivation layer, and the The metal trace and the metal post together form a redistribution layer, and then the electronic device is packaged in the redistribution layer.
- the top surface and the bottom surface of the electronic device are respectively located on both sides of the metal trace, that is, the circuit layer
- the (metal wiring) is arranged on the side of the chip (electronic device), and the chip (electronic device) penetrates both sides of the circuit layer.
- Such a manufacturing process is conducive to the miniaturization of the package structure.
- the first passivation layer and the second passivation layer are packages that encapsulate the electronic device, the electronic device is packaged in the package, and the metal traces and metal pillars are metal lines formed in the package.
- the metal circuit is arranged around the electronic device, and the pad of the electronic device exposed in the package is connected with the metal circuit designed by patterning to achieve the purpose of rewiring, so that there is no need to form a rewiring layer on the surface of the package. That is to say, the present application facilitates the simultaneous arrangement of the circuit layer and the package chip in the thickness space of the redistribution layer, which can effectively reduce the thickness of the package structure, while also reducing the preparation steps, the preparation method is simple, and the integration and cost competition of the package structure are improved. force. Moreover, the electronic device is packaged after the metal circuit inside the package is formed.
- the metal circuit inside the package is poorly manufactured, it can be removed in advance to avoid the formation of poorly manufactured traces after the electronic device is packaged, resulting in the loss of the electronic device, which is effective The loss of electronic devices is reduced, and the manufacturing yield and reliability of the packaging structure are improved.
- the manufacturing method of the present application has a better effect of reducing the thickness and cost and improving the manufacturing yield of the package structure for electronic devices with thicker packages and more pads.
- more layers of external wiring need to be made during the packaging process.
- too many layers of external wiring will significantly increase the thickness of the electronic device and reduce the packaging structure.
- Degree of integration At the same time, too many external wiring layers will also cause the probability of poor external wiring during the manufacturing process, and increase the defect rate of the package structure.
- the external wiring is formed in the package body of the packaging electronic device, and the external wiring can be changed into the internal wiring, that is, the circuit layer and the package chip are arranged in the thickness space of the package at the same time, which greatly reduces the packaging.
- the thickness of the structure At the same time, after the internal wiring is made, the quality of the internal wiring will be inspected, and then the electronic device will be packaged in the package, so as to ensure that the electronic device is packaged in the package with excellent internal wiring , While improving the integration, manufacturing yield and reliability of the package structure, while reducing production costs.
- the distance from the first surface to the surface of the metal trace facing away from the first passivation layer is smaller than the distance from the first surface to the top surface.
- the thickness of the electronic device is slightly smaller than the thickness of the redistribution layer, so as to ensure that the thickness of the packaging structure is small enough, which not only effectively improves the integration of the packaging structure, but also facilitates the heat dissipation of the electronic devices packaged in the redistribution layer. Improve the electrical performance of the package structure.
- the distance from the top surface to the second surface of the redistribution layer is 20 ⁇ m to 80 ⁇ m.
- the thickness of the redistribution layer is only 20 ⁇ m to 80 ⁇ m thicker than the thickness of the electronic device.
- the overall thickness of the packaging structure is very thin, the integration of the packaging structure is greatly improved, and the thickness of the packaging material packaged on the top surface of the electronic device Very thin, effectively ensuring the heat dissipation of electronic devices, and effectively improving the electrical performance of the package structure.
- the forming of metal pillars connected to the metal traces in the first passivation layer and the second passivation layer respectively includes: in the first passivation layer and the second passivation layer
- the second passivation layer respectively forms openings, the openings exposing the metal traces; and the metal pillars are formed in the openings.
- the openings are respectively formed in the first passivation layer and the second passivation layer through a laser opening process. It is more convenient and faster to form the openings on the first passivation layer and the second passivation layer by laser drilling, and can ensure the accuracy of the openings, thereby ensuring that the metal formed in the openings The accuracy of the pillars ensures the electrical performance of the package structure.
- the openings formed in the first passivation layer and the openings formed in the second passivation layer are arranged oppositely and/or in a staggered arrangement.
- the openings partially formed in the first passivation layer and the openings partially formed in the second passivation layer are disposed opposite to each other, and the openings partially formed in the first passivation layer and the openings formed in the The openings of the second passivation layer are arranged in a staggered manner to ensure that the metal pillars formed in the first passivation layer and the second passivation layer and the metal traces form a re-distributed metal circuit.
- the metal pillar is formed in the opening through an electroplating process.
- the metal pillar may also be formed in the opening through an electroless plating process or other processes.
- the material of the first passivation layer is resin, and the first passivation layer is formed on the back surface of the metal plate through a pressing process.
- the resin is, for example, epoxy resin, bismaleimide triazine resin, or polypropylene glycol (PPG), etc., and the first passivation layer is more closely attached to the metal through a pressing process The back of the board.
- the material of the second passivation layer is resin, and the second passivation layer is formed on the side of the first passivation layer where the metal traces are provided by a pressing process.
- the resin is, for example, epoxy resin, bismaleimide triazine resin, or polypropylene glycol (PPG), etc.
- PPG polypropylene glycol
- the electronic device includes one of a chip, a resistor-capacitor, and a diode.
- the electronic device is a chip.
- the electronic device may also be a resistor-capacitor, a diode, or other types of electronic devices.
- sacrificial traces are also formed in the process of etching the metal plate, a first sacrificial pillar is formed on the first passivation layer while forming the metal pillar, and a first sacrificial pillar is formed on the second passivation layer at the same time as the metal pillar is formed.
- a second sacrificial pillar is formed in the chemical layer, the first sacrificial pillar and the second sacrificial pillar are connected on both sides of the sacrificial trace, and the three together constitute the material to be removed, and the material to be removed is in a closed-loop structure,
- the process of forming the accommodating cavity in the rewiring layer is etching the material to be removed to form the accommodating cavity.
- the accommodating cavity can be formed by directly removing the material to be removed by etching, which facilitates the rapid formation of the accommodating cavity and effectively improves the production efficiency.
- the process of packaging the electronic device in the accommodating cavity is to form an adhesive layer on the first surface of the redistribution layer, install the electronic device in the accommodating cavity, and The pad of the electronic device is connected with the adhesive layer, and a packaging material is filled in the accommodating cavity to encapsulate the electronic device.
- the electronic device is temporarily fixed in the accommodating cavity through the adhesive layer, so that the electronic device will not be deflected during the packaging process.
- the adhesive layer is torn off, so that the electronic device can be welded.
- the disc exposes the first surface of the redistribution layer so that the pads of the electronic device can be connected to other circuits.
- the preparation method further includes forming a first wire layer on the first surface of the redistribution layer, and forming a second wire layer on the second surface of the redistribution layer.
- the first wire layer and The second wire layer is connected through the redistribution layer, and the pad of the electronic device exposed on the first surface is connected to the second wire layer through the first wire layer.
- the first line layer and the second line layer are electrically connected through the metal lines in the redistribution layer, so that the pads of the electronic device are connected to the all through the first line layer.
- the second line layer is electrically connected through the metal lines in the redistribution layer.
- the preparation method further includes forming solder mask layers on the surfaces of the first wire layer and the second wire layer, respectively.
- the solder mask is used to protect the first wire layer and the second wire layer to prevent the first wire layer and the second wire layer from being oxidized when exposed to the air, which affects the electrical properties of the first wire layer and the second wire layer , And prevent accidental welding of the part where the first wire layer and the second wire layer do not need to be welded with other structures.
- the present application provides a packaging structure.
- the packaging structure of the present application is manufactured by the above-mentioned manufacturing method, and the packaging structure is mounted on a circuit board of a mobile electronic device.
- the metal traces are formed first, and then metal pillars are formed on two opposite surfaces of the metal traces to form the metal lines in the redistribution layer, and the metal pillars are arranged on the metal traces.
- the position of the two surfaces of the wire thus realizes the flexible design of the metal circuit to support the formation of different metal circuits according to different electronic devices.
- the metal circuit is flexible in composition, and the metal circuit is flexible through the first passivation layer, the second passivation layer, and the The metal trace and the metal post together form a redistribution layer, and then the electronic device is packaged in the redistribution layer.
- the top surface and the bottom surface of the electronic device are respectively located on both sides of the metal trace, that is, the circuit layer
- the (metal wiring) is arranged on the side of the chip (electronic device), and the chip (electronic device) penetrates both sides of the circuit layer.
- Such a manufacturing process is conducive to the miniaturization of the package structure.
- the first passivation layer and the second passivation layer are packages that encapsulate the electronic device, the electronic device is packaged in the package, and the metal traces and metal pillars are metal lines formed in the package.
- the metal circuit is arranged around the electronic device, and the pad of the electronic device exposed in the package is connected with the metal circuit designed by patterning to achieve the purpose of rewiring, so that there is no need to form a rewiring layer on the surface of the package. That is to say, the present application facilitates the simultaneous arrangement of the circuit layer and the package chip in the thickness space of the redistribution layer, which can effectively reduce the thickness of the package structure, while also reducing the preparation steps, the preparation method is simple, and the integration and cost competition of the package structure are improved. force. Moreover, the electronic device is packaged after the metal circuit inside the package is formed.
- the metal circuit inside the package is poorly manufactured, it can be removed in advance to avoid the formation of poorly manufactured traces after the electronic device is packaged, resulting in the loss of the electronic device, which is effective The loss of electronic devices is reduced, and the manufacturing yield and reliability of the packaging structure are improved.
- FIG. 1 is a schematic structural diagram of a packaging structure prepared by a method for manufacturing a packaging structure provided by an embodiment of the present application applied to an electronic device;
- FIG. 2 is a schematic flowchart of a method for manufacturing a packaging structure provided by an embodiment of the present application
- FIG. 3 to 4 are schematic diagrams of specific processes of the manufacturing method of the packaging structure provided in FIG. 2;
- FIG. 5 is a schematic top view of the partial metal trace shown in FIG. 4;
- FIG. 6 to 13 are schematic diagrams of specific processes of the manufacturing method of the packaging structure provided in FIG. 2;
- FIG. 14 is a schematic diagram of a specific process of another embodiment of the manufacturing method of the packaging structure provided in FIG. 2.
- the embodiment of the application provides a method for preparing a packaging structure.
- the packaging structure prepared by the preparation method of the application can be applied to mobile electronic devices, tablet computers, e-book readers, notebook computers, in-vehicle devices or wearable devices, etc.
- Packaging structure of electronic equipment As shown in FIG. 1, the mobile electronic device is a mobile phone as an example.
- the mobile phone 100 includes a casing 10, a circuit board 20 and a packaging structure 30.
- the packaging structure 30 is connected to the circuit board 20 and is disposed in the casing 10 together with the circuit board 20.
- the circuit board 20 may be the main board of the mobile phone 100, and the packaging structure 30 is electrically connected to the main board.
- the packaging structure 30 prepared by the preparation method of the present application has a small thickness and has a good heat dissipation effect. As a result, the heat dissipation performance and stability of the electronic device with the packaging structure 30 provided by the present application are significantly improved, and the requirements for lightweight design are also met.
- FIG. 2 is a schematic flowchart of a method for manufacturing the above-mentioned packaging structure 30 according to an embodiment of the present application.
- the manufacturing method of the packaging structure 30 includes the following S110-S160.
- a metal plate 31 is provided, and a first passivation layer 32 is formed on the back of the metal plate 31.
- the material of the metal plate 31 in this embodiment is metallic copper.
- the material of the first passivation layer 32 is an insulating resin material, such as epoxy resin, bismaleimide triazine resin, or polypropylene glycol (PPG).
- the first passivation layer 32 is formed on the back surface of the metal plate 31 through a pressing process. Through the pressing process, the first passivation layer 32 is more closely attached to the back surface of the metal plate 31.
- the material of the metal plate 31 may also include conductive materials such as metal aluminum.
- the first passivation layer 32 can also be formed on the back surface of the metal plate 31 in other ways.
- the metal plate 31 is etched to form a metal trace 31a.
- the metal plate 31 is etched from the front surface of the metal plate 31 toward the back surface to form a metal trace 31 a on the first passivation layer 32.
- the metal wiring 31a may be formed by a patterning process, for example, an etching process is used to pattern the metal plate 31 to form the metal wiring 31a.
- the specific pattern of the metal trace 31a is set according to the requirements of the packaged electronic device.
- a sacrificial trace 31b is also formed in the process of etching the metal plate 31.
- the sacrificial trace 31b is used to facilitate the formation of the receiving cavity in the subsequent process.
- the sacrificial trace 31b and the metal trace 31a are formed at the same time. The process improves the production efficiency of the product at the same time, thereby improving the cost competitiveness of the product.
- a second passivation layer 33 is formed on the side of the first passivation layer 32 where the metal trace 31a is provided, and the second passivation layer 33 covers the metal trace 31a.
- the second passivation layer 33 is formed on the side of the first passivation layer 32 where the metal traces 31a are provided by a pressing process, and the second passivation layer 33 fills the metal traces 31a.
- the gap is crimped with the first passivation layer 32, so that the first passivation layer 32 and the second passivation layer 33 jointly cover the metal trace 31a.
- the second passivation layer 33 is pressed on the side of the first passivation layer 32 where the metal trace 31a is provided, it also covers the sacrificial trace 31b at the same time.
- the first passivation layer 32 and the second passivation layer 33 are laminated to form a package body covering the metal wiring 31a and the sacrificial wiring 31b.
- the material of the second passivation layer 33 is an insulating resin material, such as epoxy resin, bismaleimide triazine resin, or polypropylene glycol (PPG).
- PPG polypropylene glycol
- the material of the second passivation layer 33 in this embodiment is the same as that of the first passivation layer 32.
- the second passivation layer 33 fills the gap between the metal trace 31a and the sacrificial trace 31b through the pressing process, so as to better cover the metal trace 31a and the sacrificial trace 31b.
- the materials of the second passivation layer 33 and the first passivation layer 32 may be different.
- the manner in which the second passivation layer 33 is formed on the side of the first passivation layer 32 where the metal trace 31a is provided is not limited to the pressing process.
- openings are formed in the first passivation layer 32 and the second passivation layer 33, respectively, and the openings expose the metal traces 31a.
- the opening formed on the first passivation layer 32 is the first opening 321
- the opening formed on the second passivation layer 33 is the second opening 331.
- the first opening 321 is disposed opposite to the second opening 331 partly formed in the second passivation layer 33, and the other part is formed in the first opening 321 of the first passivation layer 32 and the second opening formed in the second passivation layer 33 331 is arranged in a staggered arrangement to ensure that the metal pillars 34 formed in the first passivation layer 32 and the second passivation layer 33 and the metal wiring 31a form a metal circuit matching the electronic device.
- the first opening 321 and the second opening 331 are respectively formed at the positions of the first passivation layer 32 and the second passivation layer 33.
- the electronic device needs to be set, and the first opening 321 and the second opening 321 formed in the first passivation layer 32 are controlled by controlling.
- the position of the second opening 331 of the second passivation layer 33 is such that the metal pillars 34 and metal traces 31a subsequently formed in the first opening 321 and the second opening 331 form a metal circuit matching the electronic device in the redistribution layer 30a .
- the first openings 321 formed in the first passivation layer 32 and the second openings 331 formed in the second passivation layer 33 are arranged relative to each other or in a staggered arrangement as required.
- the first opening 321 formed in the first passivation layer 32 and the second opening 331 formed in the second passivation layer 33 are formed by a laser drilling process. It is more convenient and quicker to form the first opening 321 and the second opening 331 on the first passivation layer 32 and the second passivation layer 33 by laser drilling, and can ensure the accuracy of the first opening 321 and the second opening 331 In this way, the accuracy of the metal pillars 34 formed in the first opening 321 and the second opening 331 is ensured, thereby ensuring the electrical performance of the packaging structure 30.
- openings can also be formed on the first passivation layer 32 and the second passivation layer 33 by other opening methods.
- first opening 321 and the second opening 331 are formed on the first passivation layer 32 and the second passivation layer 33, respectively, a gap is formed on the first passivation layer 32 and the second passivation layer 33, which are formed in the first passivation layer 32 and the second passivation layer 33.
- the notch of a passivation layer 32 is a first notch 322, and the notch formed on the second passivation layer 33 is a second notch 332.
- the first notch 322 and the second notch 332 are arranged opposite to each other to expose both sides of the sacrificial trace 31b. .
- metal pillars 34 are respectively formed in the first opening 321 and the second opening 331, and the first passivation layer 32, the second passivation layer 33, the metal trace 31a and the metal pillar 34 together constitute the redistribution layer 30a.
- the metal pillar 34 and the metal wiring 31a constitute a metal circuit in the redistribution layer 30a.
- the first passivation layer 32 and the second passivation layer 33 constitute a package body that encapsulates the metal circuit, that is, the metal circuit is provided in the package body formed by the first passivation layer 32 and the second passivation layer 33, and is formed in the package body.
- the metal pillars 34 of the first passivation layer 32 expose the first surface 301 of the redistribution layer 30a.
- the first surface 301 of the redistribution layer 30a is the surface of the first passivation layer 32 facing away from the metal trace 31a, and is formed on the first surface 301 of the redistribution layer 30a.
- the metal pillars 34 of the two passivation layers 33 expose the second surface 302 of the redistribution layer 30a, and the second surface 302 of the redistribution layer 30a is the surface of the second passivation layer 33 facing away from the metal trace 31a.
- the material of the metal pillar 34 is metallic copper, and the metal pillar 34 is formed in the first opening 321 and the second opening 331 through an electroplating process.
- the material of the metal pillar 34 may also include conductive materials such as metal aluminum.
- the metal pillar 34 may also be formed in the first opening 321 and the second opening 331 through an electroless plating process or other processes.
- the metal pillars 34 are formed in the first opening 321 and the second opening 331
- the first sacrificial pillars 351 are also formed in the first passivation layer 32
- the second sacrificial pillars 352 are formed in the second passivation layer 33.
- the sacrificial post 351 and the second sacrificial post 352 are connected on both sides of the sacrificial trace 31b, and the three together constitute the material to be removed, and the material to be removed is in a closed-loop structure.
- the material to be removed includes a first sacrificial pillar 351, a second sacrificial pillar 352, a sacrificial trace 31b, and a portion of the first passivation layer 32 and the second passivation layer 33 surrounded by the three.
- the closed-loop structure has a rectangular parallelepiped shape.
- the material of the first sacrificial pillar 351 and the second sacrificial pillar 352 is the same as that of the metal pillar 34, and the forming process is also the same as that of the metal pillar 34.
- the material to be removed can be directly removed by etching to form the accommodating cavity, which facilitates rapid formation of the accommodating cavity and effectively improves production efficiency.
- the closed-loop structure may have any shape including a cylindrical shape or a rectangular parallelepiped shape.
- the process of forming the first sacrificial pillar 351 and the second sacrificial pillar 352 may be different from the process of forming the metal pillar 34.
- S150 Form a accommodating cavity 36 on the redistribution layer 30a, and encapsulate the electronic device 37 in the accommodating cavity 36.
- the top surface 371 and the bottom surface 372 of the electronic device 37 are respectively located on both sides of the metal trace 31a.
- the material to be removed is etched to form a receiving cavity 36, which penetrates the first surface 301 and the second surface 302 of the redistribution layer 30a.
- the first sacrificial pillar 351, the second sacrificial pillar 352 and the sacrificial trace 31b By etching the first sacrificial pillar 351, the second sacrificial pillar 352 and the sacrificial trace 31b, the part of the first passivation layer 32 and the second passivation layer 33 surrounded by the three can be removed at the same time, which greatly reduces the use of etchant , Reduce production costs.
- an adhesive layer 38 is formed on the first surface 301 of the redistribution layer 30a, the electronic device 37 is installed in the accommodating cavity 36, and the pad 373 of the electronic device 37 is connected to the adhesive layer 38, and the pad 373 is provided on the electronic device.
- the bottom surface 372 of the device 37 is filled with a packaging material 39 in the containing cavity 36 to encapsulate the electronic device 37.
- the top surface 371 and the bottom surface 372 of the electronic device 37 are respectively located on both sides of the metal trace 31a, that is, the circuit layer (metal trace 31a)
- the chip (electronic device 37) is arranged on the side of the chip (electronic device 37), and the chip (electronic device 37) penetrates both sides of the circuit layer. Such a manufacturing process is beneficial to the miniaturization of the package structure 30.
- the electronic device 37 is a chip, such as a CPU chip, a radio frequency drive chip, or other processor chips.
- the packaging material 39 filled in the accommodating cavity 36 is an insulating resin material, such as epoxy resin, bismaleimide triazine resin, or polypropylene glycol (PPG).
- PPG polypropylene glycol
- the electronic device 37 is temporarily fixed in the accommodating cavity 36 through the adhesive layer 38 so that the electronic device 37 will not be deflected during the packaging process. After the electronic device 37 is packaged, the adhesive layer 38 is torn off to make the electronic device 37
- the pad 373 of 37 exposes the first surface 301 of the rewiring layer 30a, so that the pad 373 of the electronic device 37 is connected to other circuits.
- the electronic device 37 may also be a resistor-capacitor, a diode, a capacitor, an inductor, a resistor, or other types of electronic devices 37.
- the distance h1 from the first surface 301 to the surface of the metal trace 31a facing away from the first passivation layer 32 is smaller than the distance h1 from the first surface 301 to the electron The distance h2 from the top surface 371 of the device 37.
- the thickness of the electronic device 37 is slightly smaller than the thickness of the redistribution layer 30a, so as to ensure that the thickness of the package structure 30 is small enough, which not only effectively improves the integration of the package structure 30, but also facilitates the heat dissipation of the electronic device 37 packaged in the redistribution layer 30a. , Effectively improve the electrical performance of the package structure 30.
- the distance h3 from the top surface 371 of the electronic device 37 to the second surface 302 of the redistribution layer 30a is 20 ⁇ m to 80 ⁇ m.
- the thickness of the rewiring layer 30a is only 20 ⁇ m to 80 ⁇ m thicker than the thickness of the electronic device 37.
- the overall thickness of the package structure 30 is very thin, and the integration degree of the package structure 30 is greatly improved, and the package is packaged on the top surface of the electronic device 37
- the thickness of the packaging material 39 of the 371 is also very thin, which effectively ensures the heat dissipation of the electronic device 37 and effectively improves the electrical performance of the packaging structure 30.
- a first wire layer 40 is formed on the first surface 301 of the redistribution layer 30a, and a second wire layer 41 is formed on the second surface 302 of the redistribution layer 30a.
- a first wire layer 40 is formed on the first surface 301 of the redistribution layer 30a, and a second wire layer 41 is formed on the second surface 302 of the redistribution layer 30a.
- the wire layer 40 and the second wire layer 41 may be formed through a patterning process.
- the first line layer 40 and the second line layer 41 may first use a physical vapor deposition (Physical Vapor Deposition, PVD) process, a sputtering process, or an electroplating process to form a metal thin film layer on the first surface 301 and the second surface 302, respectively.
- PVD Physical Vapor Deposition
- the material constituting the first wire layer 40 and the second wire layer 41 is metallic copper.
- the first wire layer 40 is connected to the pad 373 of the electronic device 37 and the metal pillar 34 exposing the first surface 301, and the second wire layer 41 is connected to the metal pillar 34 exposing the second surface 302, so that the first wire layer 40 and the second wire
- the layer 41 is connected through the rewiring layer 30a so that the pad 373 of the electronic device 37 exposed on the first surface 301 is connected to the second line layer 41 through the first line layer 40.
- first wire layer 40 and the second wire layer 41 are electrically connected through the metal lines in the redistribution layer 30 a, so that the pad 373 of the electronic device 37 is connected to the second wire layer 41 through the first wire layer 40.
- the material constituting the first wire layer 40 and the second wire layer 41 is a conductive material such as metal aluminum.
- solder resist layers are formed on the surfaces of the first wire layer 40 and the second wire layer 41, respectively.
- the solder mask layers are respectively formed on the surfaces of the first wire layer 40 and the second wire layer 41 facing away from the redistribution layer 30a.
- the solder mask can be a solder mask green oil layer, or a layer with different protective functions, such as a plastic or resin layer. In order to ensure that the packaging structure 30 can be electrically connected with other components. A window is opened on the solder mask.
- the solder mask is used to protect the first wire layer 40 and the second wire layer 41 to prevent the first wire layer 40 and the second wire layer 41 from being oxidized when exposed to the air, which affects the electrical properties of the first wire layer 40 and the second wire layer 41 , And prevent accidental welding of the first wire layer 40 and the second wire layer 41 that do not need to be welded with other structures.
- the solder mask provided on the first wire layer 40 is referred to as the first solder mask 42.
- the method of injection molding or evaporation is adopted.
- a first solder mask layer 42 is formed on the first wire layer 40, and a plurality of first windows 421 are formed on the first solder mask layer 42 to expose a part of the first wire layer 40.
- the first connection terminal 40a provided can be used for connection with other circuits.
- Soldering balls can also be provided at the first connecting end 40a to connect the package structure 30 to the main board of the electronic device through the solder balls.
- the solder resist layer provided on the second wire layer 41 is called the second solder resist layer 43.
- the second wire layer 41 is formed by injection molding or evaporation.
- a second solder mask layer 43 is formed, and a plurality of second windows 431 are formed on the second solder mask layer 43 to expose a part of the second wire layer 41.
- the second wire layer 41 has a second connection exposed in each second window 431 ⁇ 41a.
- the second connecting terminal 41a provided can be used to connect with other circuits.
- the metal wiring 31a is only one layer.
- the metal trace 31a is a multilayer, and the specific preparation steps are to form the first passivation layer 32 and the second passivation layer 33 to connect with the metal trace 31a.
- a metal plate is formed on the second passivation layer 33, the metal plate is etched to form another metal trace 31a, and then the second passivation layer 33 is pressed on the side where another metal trace 31a is provided Another second passivation layer 33, and then a metal pillar 34 connected to the metal wiring 31a is formed in the other second passivation layer 33, and this is repeated to form a multilayer metal wiring 31a.
- the first passivation layer 32, the multi-layer second passivation layer 33, the multi-layer metal wiring 31a and the multi-layer metal pillar 34 together constitute the redistribution layer 30a.
- the number of layers of the metal traces 31a and the connection mode of the metal traces 31a are set according to the electronic devices 37 provided in the redistribution layer 30a.
- the electronic devices 37 with more pads need more layers of metal traces 31a.
- the connection with the metal trace 31a is more complicated.
- the sacrificial trace, the first sacrificial pillar, and the second sacrificial pillar are also formed respectively, so that the sacrificial trace, the first sacrificial pillar, and the second sacrificial pillar are formed together.
- the material to be removed is a closed-loop structure to facilitate the formation of the accommodating cavity.
- the metal wiring 31a is formed first, and then metal pillars 34 are formed on the opposite surfaces of the metal wiring 31a to form the metal circuit in the redistribution layer 30a, and the metal pillars 34 are arranged on the metal wiring.
- the positions of the two surfaces of 31a thus realize the flexible design of the metal circuit to support the formation of different metal circuits according to different electronic devices 37.
- the metal circuit is flexible in composition, and it also passes through the first passivation layer 32, the second passivation layer 33, and the metal trace.
- the wire 31a and the metal pillar 34 together form the redistribution layer 30a, and then the electronic device 37 is encapsulated in the redistribution layer 30a.
- the top surface 371 and the bottom surface 372 of the electronic device 37 are located on both sides of the metal trace 31a, namely the circuit layer (
- the metal wiring 31a) is arranged on the side of the chip (electronic device 37), and the chip (electronic device 37) penetrates both sides of the circuit layer.
- Such a manufacturing process is beneficial to the miniaturization of the package structure 30.
- the first passivation layer 32 and the second passivation layer 33 are packages for packaging the electronic device 37, the electronic device 37 is packaged in the package, and the metal traces 31a and the metal pillars 34 are formed in the package.
- the metal circuit is arranged around the electronic device 37, and the pad 373 of the electronic device 37 exposed in the package is connected with the metal circuit designed by patterning to achieve the purpose of rewiring, so that it does not need to be formed on the surface of the package.
- Redistribution layer 30a that is to say, the present application facilitates the simultaneous arrangement of the circuit layer and the package chip in the thickness space of the redistribution layer, which can effectively reduce the thickness of the package structure 30, while also reducing the preparation steps, the preparation method is simple, and the integration and integration of the package structure 30 are improved. Cost competitiveness.
- the electronic device 37 is packaged after the metal circuit inside the package is formed.
- the metal circuit inside the package is poorly manufactured, it can be removed in advance to avoid the formation of poorly manufactured traces after the electronic device 37 is packaged, which may cause the electronic device 37 to fail.
- the loss effectively reduces the loss of the electronic device 37 and improves the manufacturing yield and reliability of the package structure 30.
- the manufacturing method of the present application has a better effect of reducing the thickness and cost and improving the manufacturing yield of the package structure 30 for the electronic device 37 with a thicker package and the electronic device 37 with more pads 373.
- more layers of external wiring need to be made during the packaging process.
- too many layers of external wiring will significantly increase the thickness of the electronic device 37 and reduce the thickness of the electronic device 37.
- the degree of integration of the package structure 30 At the same time, too many external wiring layers will also cause the probability of poor external wiring during the manufacturing process, and increase the defect rate of the package structure 30.
- the external wiring is formed in the package body for packaging the electronic device 37, and the external wiring can be changed into the internal wiring, that is, the circuit layer and the electronic device 37 are arranged at the same time in the thickness space of the package. Reduce the thickness of the package structure 30. At the same time, after the internal wiring is made, the quality of the internal wiring will be inspected, and then the electronic device 37 will be packaged in the package body, so as to ensure that the electronic device 37 is packaged in a good internal wiring. In the wire package, the integration, manufacturing yield, and reliability of the package structure 30 are improved while reducing the production cost.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本申请提供一种封装结构及其制备方法,所述制备方法包括:提供金属板,在所述金属板的背面形成第一钝化层;蚀刻所述金属板,以形成金属走线;在所述第一钝化层之设有所述金属走线的一侧形成第二钝化层,所述第二钝化层包覆所述金属走线;在所述第一钝化层和所述第二钝化层中分别形成与所述金属走线连接的金属柱,所述第一钝化层、所述第二钝化层、所述金属走线和所述金属柱共同构成重布线层;在所述重布线层上形成容纳腔,将电子器件封装于所述容纳腔中,所述电子器件的顶面和底面分别位于所述金属走线的两侧。本申请所述封装结构的制备方法用以提高封装结构的集成度和降低封装结构的生产成本。
Description
本申请要求于2020年01月19日提交中国专利局、申请号为202010060213.9、申请名称为“封装结构及其制备方法”的中国专利申请的优先权,其全部内容通过引用结合在本申请中。
本申请涉及封装技术领域,特别涉及一种封装结构及其制备方法。
电子产品的飞速发展要求封装结构朝着面积更小、厚度更薄的方向不断演进。现有的芯片埋入式封装结构受现有制备方法限制,产品集成度低且生产成本高。
发明内容
本申请实施例提供一种封装结构及其制备方法,用以提高封装结构的集成度和降低封装结构的生产成本。
第一方面,本申请所述封装结构的制备方法,包括:
提供金属板,在所述金属板的背面形成第一钝化层;
蚀刻所述金属板,以形成金属走线;
在所述第一钝化层之设有所述金属走线的一侧形成第二钝化层,所述第二钝化层包覆所述金属走线;
在所述第一钝化层和所述第二钝化层中分别形成与所述金属走线连接的金属柱,所述第一钝化层、所述第二钝化层、所述金属走线和所述金属柱共同构成重布线层;
在所述重布线层上形成容纳腔,将电子器件封装于所述容纳腔中,所述电子器件的顶面和底面分别位于所述金属走线的两侧。
本申请所述的制备方法,通过先形成所述金属走线,然后在所述金属走线的相对两个表面形成金属柱以构成重布线层中的金属线路,通过设置金属柱设于金属走线的两个表面的位置从而实现金属线路的灵活设计,以支持根据不同电子器件构成不同金属线路,金属线路构成灵活,通过所述第一钝化层、所述第二钝化层、所述金属走线和所述金属柱共同构成重布线层,然后将电子器件封装于所述重布线层中,所述电子器件的顶面和底面分别位于所述金属走线的两侧,即线路层(金属走线)布置在芯片(电子器件)的侧边,芯片(电子器件)贯穿线路层的两侧,这样的制作工艺有利于封装结构的小型化。可以理解的是,第一钝化层和第二钝化层为封装所述电子器件的封装体,电子器件封装于封装体中,金属走线和金属柱为形成于封装体中的金属线路,金属线路设于电子器件的周围,露出封装体的电子器件的焊盘与通过构图设计的金属线路连接能达到重布线的目的,从而不需要在封装体的表面再形成重布线层。也就是说,本申请利于重布线层的厚度空间同时布置线路层和封装芯片,能够有效降低封装结构的厚度,同时还减少了制备步骤,制备方法简单,提高了封装结构的集成度和成本竞争力。而且,在封装体内部金属线路形成之后再封装电 子器件,若封装体内部的金属线路制程不良,则可提前剔除,避免在电子器件封装之后形成制程不良的走线而导致电子器件的损失,有效降低电子器件的损失,提升了封装结构的制备良率和可靠性。
需要了解的是,本申请的制备方法对于封装较厚的电子器件和焊盘较多的电子器件来说,降低厚度和成本的效果和提高封装结构制备良率的效果更好。举例来说,对于焊盘较多的电子器件来说,在封装过程中需要制作更多层外部走线,然而,外部走线层数太多明显会大大增加电子器件的厚度,降低封装结构的集成度。同时由于外部走线层太多也会造成制程过程中外部走线不良的概率,增大封装结构的不良率。通过本申请的制备方法,将外部走线形成于封装电子器件的封装体中,能将外部走线变为内部走线,即在封装体的厚度空间同时布置线路层和封装芯片,大大减少封装结构的厚度,同时在内部走线制作好之后,会对内部走线进行质量检测,然后才会将电子器件封装于封装体中,从而能保证电子器件封装于优良的内部走线的封装体中,在提高封装结构的集成度、制备良率和可靠性的同时降低生产成本。
一种实施方式中,所述第一表面到所述金属走线背向所述第一钝化层的表面的距离小于所述第一表面到所述顶面的距离。换言之,所述电子器件的厚度略小于所述重布线层的厚度,从而保证封装结构的厚度足够小,不光有效提升封装结构的集成度,还利于封装于重布线层中的电子器件散热,有效提高封装结构的电性能。
一种实施方式中,所述顶面到所述重布线层的第二表面的距离为20μm~80μm。也就是说,重布线层的厚度仅仅比电子器件的厚度厚20μm~80μm,换言之,封装结构的整体厚度很薄,封装结构的集成度大大提升,且封装于电子器件顶面的封装材料的厚度很薄,有效保证电子器件散热,有效提高封装结构的电性能。
一种实施方式中,所述在所述第一钝化层和所述第二钝化层中分别形成与所述金属走线连接的金属柱包括:在所述第一钝化层和所述第二钝化层分别形成开口,所述开口露出所述金属走线;在所述开口中形成所述金属柱。通过控制形成于所述第一钝化层和所述第二钝化层上所述开口的位置,以使形成于所述开口的所述金属柱与所述金属走线构成所述重布线层中的金属线路,所述开口可根据所述电子器件合理设置,以使构成的金属线路与电子器件相匹配。
一种实施方式中,通过激光开孔工艺在所述第一钝化层和所述第二钝化层分别形成所述开口。通过激光开孔的方式在所述第一钝化层和所述第二钝化层上形成所述开口更加方便快速,且能保证所述开口的精度,从而保证形成于所述开口中的金属柱的精度,进而保证封装结构的电性能。
一种实施方式中,形成于所述第一钝化层的开口和形成于所述第二钝化层的开口相对设置和/或错位设置。本实施例中,部分形成于所述第一钝化层的开口与部分形成于所述第二钝化层的开口相对设置,部分形成于所述第一钝化层的开口和形成于所述第二钝化层的开口错位设置,以保证形成于所述第一钝化层和所述第二钝化层中的所述金属柱与所述金属走线形成重布金属线路。
一种实施方式中,通过电镀工艺在所述开口中形成所述金属柱。当然,在其他实施例中,还可以通过化学镀工艺或其他工艺在所述开口中形成所述金属柱。
一种实施方式中,所述第一钝化层的材料为树脂,所述第一钝化层通过压合工艺形成于所述金属板的背面。树脂例如为环氧树脂、双马来酰亚胺三嗪树脂、或者聚丙二醇(Poly propylene glycol,PPG)等,通过压合工艺使得所述第一钝化层更加紧密的贴合于所述金属板的背面。
一种实施方式中,所述第二钝化层的材料为树脂,所述第二钝化层通过压合工艺形成于所述第一钝化层之设有所述金属走线的一侧。树脂例如为环氧树脂、双马来酰亚胺三嗪树脂、或者聚丙二醇(Poly propylene glycol,PPG)等,本实施例中的所述第二钝化层与所述第一钝化层的材料相同。通过压合工艺使得所述第二钝化层填满所述金属走线之间的空隙,更好的包覆所述金属走线。
一种实施方式中,所述电子器件包括芯片、阻容、二极管中的一种。本实施例中,所述电子器件为芯片。当然,在其他实施例中,所述电子器件还可以是阻容、二极管或其他种类的电子器件。
一种实施方式中,在蚀刻所述金属板的过程中还形成牺牲走线,在形成所述金属柱的同时在所述第一钝化层形成第一牺牲柱,及在所述第二钝化层中形成第二牺牲柱,所述第一牺牲柱和所述第二牺牲柱连接在所述牺牲走线的两侧,三者共同构成待去除材料,所述待去除材料呈闭环架构,在所述重布线层形成所述容纳腔的过程为蚀刻所述待去除材料,以形成所述容纳腔。通过在形成金属走线的同时形成牺牲走线,在形成金属柱的同时形成第一牺牲柱和第二牺牲柱,以形成待去除材料,从而便于定位所述容纳腔的位置,后续形成所述容纳腔时,直接通过蚀刻去除待去除材料即可形成所述容纳腔,更加便于所述容纳腔的快速形成,有效提高生产效率。
一种实施方式中,所述将电子器件封装于所述容纳腔的过程为在所述重布线层的第一表面形成粘胶层,将所述电子器件装于所述容纳腔内,且所述电子器件的焊盘与所述粘胶层连接,在所述容纳腔内填充封装材料以封装所述电子器件。通过粘胶层暂时将所述电子器件固定在所述容纳腔中,以使电子器件在封装过程中不会发生偏斜,在电子器件封装结束后撕下粘胶层,以使电子器件的焊盘露出所述重布线层的第一表面,以便于电子器件的焊盘与其他线路连接。
一种实施方式中,所述制备方法还包括在所述重布线层的第一表面形成第一线层,在所述重布线层的第二表面形成第二线层,所述第一线层和所述第二线层通过所述重布线层连通,露出所述第一表面的所述电子器件的焊盘通过所述第一线层与所述第二线层连接。可以理解的是,所述第一线层和所述第二线层通过所述重布线层中的金属线路实现电连接,从而实现所述电子器件的焊盘通过所述第一线层连通到所述第二线层。
一种实施方式中,所述制备方法还包括在所述第一线层和所述第二线层的表面分别形成防焊层。所述防焊层用于保护所述第一线层和所述第二线层,以防止第一线层和第二线层暴露在空气中发生氧化,影响第一线层和第二线层的电性能,且防止所述第一线层和所述第二线层不需要与其他结构进行焊接部分发生意外焊接的情况。
另一方面,本申请提供一种封装结构,本申请的封装结构通过上述制备方法制作形成,所述封装结构安装于移动电子设备的电路板上。
本申请所述的制备方法,通过先形成所述金属走线,然后在所述金属走线的相对两个 表面形成金属柱以构成重布线层中的金属线路,通过设置金属柱设于金属走线的两个表面的位置从而实现金属线路的灵活设计,以支持根据不同电子器件构成不同金属线路,金属线路构成灵活,通过所述第一钝化层、所述第二钝化层、所述金属走线和所述金属柱共同构成重布线层,然后将电子器件封装于所述重布线层中,所述电子器件的顶面和底面分别位于所述金属走线的两侧,即线路层(金属走线)布置在芯片(电子器件)的侧边,芯片(电子器件)贯穿线路层的两侧,这样的制作工艺有利于封装结构的小型化。可以理解的是,第一钝化层和第二钝化层为封装所述电子器件的封装体,电子器件封装于封装体中,金属走线和金属柱为形成于封装体中的金属线路,金属线路设于电子器件的周围,露出封装体的电子器件的焊盘与通过构图设计的金属线路连接能达到重布线的目的,从而不需要在封装体的表面再形成重布线层。也就是说,本申请利于重布线层的厚度空间同时布置线路层和封装芯片,能够有效降低封装结构的厚度,同时还减少了制备步骤,制备方法简单,提高了封装结构的集成度和成本竞争力。而且,在封装体内部金属线路形成之后再封装电子器件,若封装体内部的金属线路制程不良,则可提前剔除,避免在电子器件封装之后形成制程不良的走线而导致电子器件的损失,有效降低电子器件的损失,提升了封装结构的制备良率和可靠性。
图1是本申请实施例提供的封装结构的制备方法制备的封装结构应用于电子设备的结构示意图;
图2是本申请实施例提供的封装结构的制备方法的流程示意图;
图3-图4是图2提供的封装结构的制备方法的具体工艺示意图;
图5是图4所示的部分金属走线的俯视结构示意图;
图6-图13是图2提供的封装结构的制备方法的具体工艺示意图;
图14是图2提供的封装结构的制备方法的另一实施例的具体工艺示意图。
下面将结合本申请实施例中的附图对本申请实施例进行描述。
本申请实施例提供的一种封装结构的制备方法,通过本申请的制备方法制备的封装结构能应用于移动电子设备、平板电脑、电子书阅读器、笔记本电脑、车载设备或可穿戴设备等具有封装结构的电子设备中。如图1,移动电子设备以手机为例,手机100包括壳体10、电路板20和封装结构30,封装结构30连接于电路板20上,并与电路板20共同设置于壳体10内。具体的,电路板20可以是手机100的主板,封装结构30与主板电连接。通过本申请制备方法制备的封装结构30厚度小,具有很好的散热效果。从而使得具有本申请提供的封装结构30的电子设备散热性能和稳定性具有了显著提升,也满足轻量化设计的需求。
请参阅图2,图2是本申请实施例提供的上述封装结构30的制备方法的流程示意图。所述封装结构30的制备方法包括如下的S110~S160。
S110:提供金属板31,在金属板31的背面形成第一钝化层32。
具体的,请参阅图3,本实施例的金属板31的材料为金属铜。第一钝化层32的材料为绝缘的树脂材料,例如为环氧树脂、双马来酰亚胺三嗪树脂、或者聚丙二醇(Poly propylene glycol,PPG)等。第一钝化层32通过压合工艺形成于金属板31的背面。通过压合工艺使得第一钝化层32更加紧密的贴合于金属板31的背面。当然,在其他实施例中,金属板31的材料还可以包括金属铝等导电材料。第一钝化层32还可以通过其他方式形成于金属板31的背面。
S120:蚀刻金属板31,以形成金属走线31a。
具体的,请参阅图4和图5,从金属板31的正面朝向背面蚀刻金属板31,以在第一钝化层32上形成金属走线31a。金属走线31a可以通过构图工艺形成,例如采用刻蚀工艺对金属板31进行图案化,从而形成金属走线31a。金属走线31a的具体图案根据封装的电子器件的需要设置。图4中的金属走线31a有两个走线部分a1通过位于其背向第一钝化层32一侧的线路a2连接,背向第一钝化层32的线路a2连接两个走线部分a1仅仅是用于表示两个走线部分a1是连通的状态,其俯视图如图5所示。本实施例中,在蚀刻金属板31的过程中还形成牺牲走线31b,牺牲走线31b用于在后续工艺中便于容纳腔的形成,牺牲走线31b和金属走线31a同时形成,在简化工艺的同时提高了产品的生产效率,进而提高了产品成本竞争力。
S130:在第一钝化层32之设有金属走线31a的一侧形成第二钝化层33,第二钝化层33包覆金属走线31a。
具体的,请参阅图6,第二钝化层33通过压合工艺形成于第一钝化层32之设有金属走线31a的一侧,第二钝化层33填满金属走线31a的空隙并与第一钝化层32压接,以使第一钝化层32和第二钝化层33共同包覆金属走线31a。第二钝化层33压合于第一钝化层32设有金属走线31a一侧时也同时包覆牺牲走线31b。可以理解的是,第一钝化层32和第二钝化层33通过压合形成包覆金属走线31a和牺牲走线31b的封装体。本实施例中,第二钝化层33的材料为绝缘的树脂材料,例如为环氧树脂、双马来酰亚胺三嗪树脂、或者聚丙二醇(Poly propylene glycol,PPG)等。本实施例中的第二钝化层33与第一钝化层32的材料相同。通过压合工艺使得第二钝化层33填满金属走线31a和牺牲走线31b的空隙,从而能够更好的包覆金属走线31a和牺牲走线31b。当然,在其他实施例中,第二钝化层33与第一钝化层32的材料可以不同。第二钝化层33形成于第一钝化层32之设有金属走线31a的一侧的方式不限于压合工艺。
S140:在第一钝化层32和第二钝化层33中分别形成与金属走线31a连接的金属柱34,第一钝化层32、第二钝化层33、金属走线31a和金属柱34共同构成重布线层30a。
具体的,请参阅图7-图8,首先在第一钝化层32和第二钝化层33分别形成开口,开口露出金属走线31a。为了便于理解,形成于第一钝化层32上的开口为第一开口321,形成于第二钝化层33上的开口为第二开口331。本实施例中,形成于第一钝化层32的第一开口321为多个,形成于第二钝化层33的第二开口331也为多个,部分形成于第一钝化层32的第一开口321与部分形成于第二钝化层33的第二开口331相对设置,另一部分形成于第一钝化层32的第一开口321和形成于第二钝化层33的第二开口331错位设置,以保证形成于第一钝化层32和第二钝化层33中的金属柱34与金属走线31a形成与电子器件匹 配的金属线路。第一开口321和第二开口331分别形成于第一钝化层32和第二钝化层33的位置通过电子器件需要设置,通过控制形成于第一钝化层32的第一开口321和第二钝化层33的第二开口331的位置,以使后续形成于第一开口321和第二开口331的金属柱34与金属走线31a构成重布线层30a中与电子器件相匹配的金属线路。当然,其他实施例中,形成于第一钝化层32的第一开口321和形成于第二钝化层33的第二开口331根据需要相对设置或错位设置。
本实施例中,形成于第一钝化层32的第一开口321和形成于第二钝化层33的第二开口331通过激光开孔工艺形成。通过激光开孔的方式在第一钝化层32和第二钝化层33上分别形成第一开口321和第二开口331更加方便快速,且能保证第一开口321和第二开口331的精度,从而保证形成于第一开口321和第二开口331中的金属柱34的精度,进而保证封装结构30的电性能。当然,在其他实施例中,还可以通过其他开孔方式在第一钝化层32和第二钝化层33上分别形成开口。
在第一钝化层32和第二钝化层33上分别形成第一开口321和第二开口331的同时,在第一钝化层32和第二钝化层33上形成缺口,形成于第一钝化层32的缺口为第一缺口322,形成于第二钝化层33上的缺口为第二缺口332,第一缺口322和第二缺口332相对设置分别露出牺牲走线31b的两侧。
然后在第一开口321和第二开口331中分别形成金属柱34,第一钝化层32、第二钝化层33、金属走线31a和金属柱34共同构成重布线层30a。可以理解的是,金属柱34与金属走线31a构成重布线层30a中的金属线路。第一钝化层32和第二钝化层33构成封装金属线路的封装体,也就是说,金属线路设于第一钝化层32和第二钝化层33形成的封装体内,且形成于第一钝化层32的金属柱34露出重布线层30a的第一表面301,重布线层30a的第一表面301即为第一钝化层32背向金属走线31a的表面,形成于第二钝化层33层的金属柱34露出重布线层30a的第二表面302,重布线层30a的第二表面302即为第二钝化层33背向金属走线31a的表面。本实施例中,金属柱34的材料为金属铜,金属柱34通过电镀工艺形成于第一开口321和第二开口331中。当然,在其他实施例中,金属柱34的材料还可以包括金属铝等导电材料。金属柱34还可以通过化学镀工艺或其他工艺形成于第一开口321和第二开口331中。
在第一开口321和第二开口331中形成金属柱34的同时还在第一钝化层32形成第一牺牲柱351,及在第二钝化层33中形成第二牺牲柱352,第一牺牲柱351和第二牺牲柱352连接在牺牲走线31b的两侧,三者共同构成待去除材料,待去除材料呈闭环架构。具体的,待去除材料包括第一牺牲柱351、第二牺牲柱352、牺牲走线31b及由三者共同包围的部分第一钝化层32和第二钝化层33,闭环架构为长方体形状。本实施例中,第一牺牲柱351和第二牺牲柱352的材料和金属柱34相同,其形成工艺也和金属柱34相同。通过形成待去除材料,从而便于定位容纳腔的位置,后续形成容纳腔时,直接通过蚀刻去除待去除材料即可形成容纳腔,更加便于容纳腔的快速形成,有效提高生产效率。当然,在其他实施例中,闭环架构可以是包括圆柱形或长方体形的任意形状。形成第一牺牲柱351和第二牺牲柱352的工艺可以与形成金属柱34的工艺不同。
S150:在重布线层30a上形成容纳腔36,将电子器件37封装于容纳腔36中,电子器 件37的顶面371和底面372分别位于金属走线31a的两侧。
具体的,请参阅图9-图11,首先,蚀刻待去除材料,以形成容纳腔36,该容纳腔36贯穿重布线层30a的第一表面301和第二表面302。通过蚀刻第一牺牲柱351、第二牺牲柱352和牺牲走线31b即可同时将由三者共同包围的部分第一钝化层32和第二钝化层33去掉,大大减少了蚀刻剂的使用,降低了生产成本。然后,在重布线层30a的第一表面301形成粘胶层38,将电子器件37装于容纳腔36内,且电子器件37的焊盘373与粘胶层38连接,焊盘373设于电子器件37的底面372,在容纳腔36内填充封装材料39以封装电子器件37,电子器件37的顶面371和底面372分别位于金属走线31a的两侧,即线路层(金属走线31a)布置在芯片(电子器件37)的侧边,芯片(电子器件37)贯穿线路层的两侧,这样的制作工艺有利于封装结构30的小型化。
本实施例中,电子器件37为芯片,例如为CPU芯片、射频驱动芯片或者其他处理器的芯片。填充于容纳腔36中的封装材料39为绝缘的树脂材料,例如为环氧树脂、双马来酰亚胺三嗪树脂、或者聚丙二醇(Poly propylene glycol,PPG)等。通过粘胶层38暂时将电子器件37固定在容纳腔36中,以使电子器件37在封装过程中不会发生偏斜,在电子器件37封装结束后撕下粘胶层38,以使电子器件37的焊盘373露出重布线层30a的第一表面301,以便于电子器件37的焊盘373与其他线路连接。当然,在其他实施例中,电子器件37还可以是阻容、二极管、电容、电感、电阻或其他种类的电子器件37。
本实施例中,如图11所示,电子器件37封装于容纳腔36后,第一表面301到金属走线31a背向第一钝化层32的表面的距离h1小于第一表面301到电子器件37的顶面371的距离h2。换言之,电子器件37的厚度略小于重布线层30a的厚度,从而保证封装结构30的厚度足够小,不光有效提升封装结构30的集成度,还利于封装于重布线层30a中的电子器件37散热,有效提高封装结构30的电性能。
本实施例中,电子器件37的顶面371到重布线层30a的第二表面302的距离h3为20μm~80μm。也就是说,重布线层30a的厚度仅仅比电子器件37的厚度厚20μm~80μm,换言之,封装结构30的整体厚度很薄,封装结构30的集成度大大提升,且封装于电子器件37顶面371的封装材料39的厚度也很薄,有效保证电子器件37散热,有效提高封装结构30的电性能。
S160:在重布线层30a的第一表面301形成第一线层40,在重布线层30a的第二表面302形成第二线层41。
具体的,请参阅图12,在封装电子器件37之后,在重布线层30a的第一表面301形成第一线层40,在重布线层30a的第二表面302形成第二线层41,第一线层40和第二线层41可以通过构图工艺形成。例如,第一线层40和第二线层41可以先采用物理气相沉积(Physical Vapor Deposition,PVD)工艺、溅射工艺或者电镀工艺分别在第一表面301和第二表面302形成一层金属薄膜层,然后可以采用刻蚀等构图工艺对金属薄膜层进行图案化,从而形成第一线层40和第二线层41。其中,构成第一线层40和第二线层41的材料为金属铜。第一线层40与电子器件37的焊盘373和露出第一表面301的金属柱34连接,第二线层41与露出第二表面302的金属柱34连接,从而第一线层40和第二线层41通过重布线层30a连接,以使露出第一表面301的电子器件37的焊盘373通过第一线层40与第二 线层41连接。可以理解的是,第一线层40和第二线层41通过重布线层30a中的金属线路实现电连接,从而实现电子器件37的焊盘373通过第一线层40连通到第二线层41。当然,在其他实施例中,构成第一线层40和第二线层41的材料为金属铝等导电材料。
如图13所示,在形成第一线层40和第二线层41后,在第一线层40和第二线层41的表面分别形成防焊层。具体的,防焊层分别形成于第一线层40和第二线层41背向重布线层30a的表面。防焊层可以为阻焊绿油层、或者采用塑封或者树脂层等不同具有保护功能的层。为了保证封装结构30能够与其他的部件进行电连接。在防焊层上开设了窗口。防焊层用于保护第一线层40和第二线层41,以防止第一线层40和第二线层41暴露在空气中发生氧化,影响第一线层40和第二线层41的电性能,且防止第一线层40和第二线层41不需要与其他结构进行焊接部分发生意外焊接的情况。
为了方便理解,将设置于第一线层40上的防焊层称为第一防焊层42,在第一线层40上设置第一防焊层42时,通过采用注塑或者蒸镀的方式在第一线层40上形成第一防焊层42,并且在第一防焊层42上形成多个第一窗口421露出部分第一线层40,此时第一线层40具有外露在每个第一窗口421的第一连接端40a。通过设置的第一连接端40a可以用于与其他电路进行连接。还可在第一连接端40a设置焊球,以通过焊球将封装结构30与电子设备的主板连接。将设置于第二线层41上的防焊层称为第二防焊层43,在第二线层41上设置第二防焊层43时,通过采用注塑或者蒸镀的方式在第二线层41上形成第二防焊层43,并且在第二防焊层43上形成多个第二窗口431露出部分第二线层41,此时第二线层41具有外露在每个第二窗口431的第二连接端41a。通过设置的第二连接端41a可以用于与其他电路进行连接。
本实施例中,金属走线31a仅仅为一层。当然,在其他实施例中,请参阅图14,金属走线31a为多层,其具体制备步骤为在第一钝化层32和第二钝化层33中分别形成与金属走线31a连接的金属柱34之后,在第二钝化层33上形成金属板,蚀刻金属板以形成又一金属走线31a,然后在第二钝化层33之设有又一金属走线31a一侧压合另一第二钝化层33,然后在另一第二钝化层33中形成与金属走线31a连接的金属柱34,如此重复,以形成多层金属走线31a。第一钝化层32、多层第二钝化层33、多层金属走线31a和多层金属柱34共同构成重布线层30a。具体的,金属走线31a的层数和金属走线31a的连接方式根据设于重布线层30a中的电子器件37设置,一般焊盘较多的电子器件37需要设置更多层金属走线31a和金属走线31a的连接方式更为复杂。同时,在形成金属走线31a和金属柱34的同时还分别形成牺牲走线、第一牺牲柱和第二牺牲柱,以使牺牲走线、第一牺牲柱和第二牺牲柱三者共同构成待去除材料,待去除材料呈闭环架构,以便于容纳腔的形成。
本申请的制备方法,通过先形成金属走线31a,然后在金属走线31a的相对两个表面形成金属柱34以构成重布线层30a中的金属线路,通过设置金属柱34设于金属走线31a的两个表面的位置从而实现金属线路的灵活设计,以支持根据不同电子器件37构成不同金属线路,金属线路构成灵活,还通过第一钝化层32、第二钝化层33、金属走线31a和金属柱34共同构成重布线层30a,然后将电子器件37封装于重布线层30a中,电子器件37的顶面371和底面372分别位于金属走线31a的两侧,即线路层(金属走线31a)布置在芯片(电子器件37)的侧边,芯片(电子器件37)贯穿线路层的两侧,这样的制作工艺有利于封装 结构30的小型化。可以理解的是,第一钝化层32和第二钝化层33为封装电子器件37的封装体,电子器件37封装于封装体中,金属走线31a和金属柱34为形成于封装体中的金属线路,金属线路设于电子器件37的周围,露出封装体的电子器件37的焊盘373与通过构图设计的金属线路连接能达到重布线的目的,从而不需要在封装体的表面再形成重布线层30a。也就是说,本申请利于重布线层的厚度空间同时布置线路层和封装芯片,能够有效降低封装结构30的厚度,同时还减少了制备步骤,制备方法简单,提高了封装结构30的集成度和成本竞争力。而且,在封装体内部金属线路形成之后再封装电子器件37,若封装体内部的金属线路制程不良,则可提前剔除,避免在电子器件37封装之后形成制程不良的走线而导致电子器件37的损失,有效降低电子器件37的损失,提升了封装结构30的制备良率和可靠性。
需要了解的是,本申请的制备方法对于封装较厚的电子器件37和焊盘373较多的电子器件37来说,降低厚度和成本的效果和提高封装结构30制备良率的效果更好。举例来说,对于焊盘373较多的电子器件37来说,在封装过程中需要制作更多层外部走线,然而,外部走线层数太多明显会大大增加电子器件37的厚度,降低封装结构30的集成度。同时由于外部走线层太多也会造成制程过程中外部走线不良的概率,增大封装结构30的不良率。通过本申请的制备方法,将外部走线形成于封装电子器件37的封装体中,能将外部走线变为内部走线,即在封装体的厚度空间同时布置线路层和电子器件37,大大减少封装结构30的厚度,同时在内部走线制作好之后,会对内部走线进行质量检测,然后才会将电子器件37封装于封装体中,从而能保证电子器件37封装于优良的内部走线的封装体中,在提高封装结构30的集成度、制备良率和可靠性的同时降低生产成本。
以上所述,仅为本申请的具体实施方式,但本申请的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本申请揭露的技术范围内,可轻易想到变化或替换,都应涵盖在本申请的保护范围之内。因此,本申请的保护范围应以所述权利要求的保护范围为准。
Claims (13)
- 一种封装结构的制备方法,其特征在于,所述制备方法包括:提供金属板,在所述金属板的背面形成第一钝化层;蚀刻所述金属板,以形成金属走线;在所述第一钝化层之设有所述金属走线的一侧形成第二钝化层,所述第二钝化层包覆所述金属走线;在所述第一钝化层和所述第二钝化层中分别形成与所述金属走线连接的金属柱,所述第一钝化层、所述第二钝化层、所述金属走线和所述金属柱共同构成重布线层;在所述重布线层上形成容纳腔,将电子器件封装于所述容纳腔中,所述电子器件的顶面和底面分别位于所述金属走线的两侧。
- 根据权利要求1所述的制备方法,其特征在于,所述第一表面到所述金属走线背向所述第一钝化层的表面的距离小于所述第一表面到所述顶面的距离。
- 根据权利要求2所述的制备方法,其特征在于,所述顶面到所述重布线层的第二表面的距离为20μm~80μm。
- 根据权利要求1-3任一项所述的制备方法,其特征在于,所述在所述第一钝化层和所述第二钝化层中分别形成与所述金属走线连接的金属柱包括:在所述第一钝化层和所述第二钝化层分别形成开口,所述开口露出所述金属走线;在所述开口中形成所述金属柱。
- 根据权利要求4所述的制备方法,其特征在于,通过激光开孔工艺在所述第一钝化层和所述第二钝化层分别形成所述开口。
- 根据权利要求5所述的制备方法,其特征在于,形成于所述第一钝化层的开口和形成于所述第二钝化层的开口相对设置和/或错位设置。
- 根据权利要求6所述的制备方法,其特征在于,通过电镀工艺在所述开口中形成所述金属柱。
- 根据权利要求7所述的制备方法,其特征在于,所述第一钝化层的材料为树脂,所述第一钝化层通过压合工艺形成于所述金属板的背面。
- 根据权利要求5-8任一项所述的制备方法,其特征在于,在蚀刻所述金属板的过程中还形成牺牲走线,在形成所述金属柱的同时在所述第一钝化层形成第一牺牲柱,及在所述第二钝化层中形成第二牺牲柱,所述第一牺牲柱和所述第二牺牲柱连接在所述牺牲走线的两侧,三者共同构成待去除材料,所述待去除材料呈闭环架构,在所述重布线层形成所述容纳腔的过程为蚀刻所述待去除材料,以形成所述容纳腔。
- 根据权利要求9所述的制备方法,其特征在于,所述将电子器件封装于所述容纳腔的过程为在所述重布线层的第一表面形成粘胶层,将所述电子器件装于所述容纳腔内,且所述电子器件的焊盘与所述粘胶层连接,在所述容纳腔内填充封装材料以封装所述电子器件。
- 根据权利要求10所述的制备方法,其特征在于,所述制备方法还包括在所述重布线层的第一表面形成第一线层,在所述重布线层的第二表面形成第二线层,所述第一线层和所述第二线层通过所述重布线层连通,露出所述第一表面的所述电子器件的焊盘通过所 述第一线层与所述第二线层连接。
- 根据权利要求11所述的制备方法,其特征在于,所述制备方法还包括在所述第一线层和所述第二线层的表面分别形成防焊层。
- 一种如权利要求1-12任一项所述的制备方法所制作的封装结构,所述封装结构安装于移动电子设备的电路板上。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010060213.9 | 2020-01-19 | ||
CN202010060213.9A CN111261526A (zh) | 2020-01-19 | 2020-01-19 | 封装结构及其制备方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021143242A1 true WO2021143242A1 (zh) | 2021-07-22 |
Family
ID=70952388
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/122407 WO2021143242A1 (zh) | 2020-01-19 | 2020-10-21 | 封装结构及其制备方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN111261526A (zh) |
WO (1) | WO2021143242A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111261526A (zh) * | 2020-01-19 | 2020-06-09 | 华为技术有限公司 | 封装结构及其制备方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100518452C (zh) * | 2005-10-04 | 2009-07-22 | 三星电机株式会社 | 印刷电路板及其制造方法 |
US20120247813A1 (en) * | 2011-03-29 | 2012-10-04 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
KR20150095473A (ko) * | 2014-02-13 | 2015-08-21 | 삼성전기주식회사 | 전자소자 내장 기판 및 그 제조 방법 |
CN108242434A (zh) * | 2016-12-23 | 2018-07-03 | 恒劲科技股份有限公司 | 基板结构及其制造方法 |
CN111261526A (zh) * | 2020-01-19 | 2020-06-09 | 华为技术有限公司 | 封装结构及其制备方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102194703A (zh) * | 2010-03-16 | 2011-09-21 | 旭德科技股份有限公司 | 线路基板及其制作方法 |
CN103903990B (zh) * | 2012-12-28 | 2016-12-28 | 欣兴电子股份有限公司 | 电子组件封装的制法 |
CN104244582A (zh) * | 2013-06-13 | 2014-12-24 | 宏启胜精密电子(秦皇岛)有限公司 | 埋入式高密度互连印刷电路板及其制作方法 |
CN106158772B (zh) * | 2015-03-27 | 2018-12-18 | 蔡亲佳 | 板级嵌入式封装结构及其制作方法 |
KR101982040B1 (ko) * | 2016-06-21 | 2019-05-24 | 삼성전기주식회사 | 팬-아웃 반도체 패키지 |
CN109768026B (zh) * | 2018-12-20 | 2021-06-15 | 西安华为技术有限公司 | 埋入式基板及其制作方法 |
CN110459483A (zh) * | 2019-07-10 | 2019-11-15 | 南通沃特光电科技有限公司 | 一种电容组件的制造方法和半导体叠层封装方法 |
-
2020
- 2020-01-19 CN CN202010060213.9A patent/CN111261526A/zh active Pending
- 2020-10-21 WO PCT/CN2020/122407 patent/WO2021143242A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100518452C (zh) * | 2005-10-04 | 2009-07-22 | 三星电机株式会社 | 印刷电路板及其制造方法 |
US20120247813A1 (en) * | 2011-03-29 | 2012-10-04 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
KR20150095473A (ko) * | 2014-02-13 | 2015-08-21 | 삼성전기주식회사 | 전자소자 내장 기판 및 그 제조 방법 |
CN108242434A (zh) * | 2016-12-23 | 2018-07-03 | 恒劲科技股份有限公司 | 基板结构及其制造方法 |
CN111261526A (zh) * | 2020-01-19 | 2020-06-09 | 华为技术有限公司 | 封装结构及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
CN111261526A (zh) | 2020-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10381312B2 (en) | Semiconductor package and method of manufacturing the same | |
JP2679681B2 (ja) | 半導体装置、半導体装置用パッケージ及びその製造方法 | |
KR102196173B1 (ko) | 반도체 패키지 및 제조 방법 | |
US20220254695A1 (en) | Embedded package structure and preparation method therefor, and terminal | |
US8367473B2 (en) | Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof | |
US20040164411A1 (en) | Semiconductor package and method for fabricating the same | |
US20060038278A1 (en) | Submember mounted on a chip of electrical device for electrical connection | |
JP2002057241A (ja) | 移植性導電パターンを含む半導体パッケージ及びその製造方法 | |
EP3147942B1 (en) | Semiconductor package, semiconductor device using the same and manufacturing method thereof | |
KR101837514B1 (ko) | 반도체 패키지, 이의 제조 방법 및 시스템 인 패키지 | |
US9607860B2 (en) | Electronic package structure and fabrication method thereof | |
KR100611291B1 (ko) | 회로 장치, 회로 모듈 및 회로 장치의 제조 방법 | |
JP4588046B2 (ja) | 回路装置およびその製造方法 | |
US6020626A (en) | Semiconductor device | |
US20050093121A1 (en) | Chip package and substrate | |
WO2021143242A1 (zh) | 封装结构及其制备方法 | |
JPH11204678A (ja) | 半導体装置及びその製造方法 | |
JP3912445B2 (ja) | 半導体装置 | |
US20180240738A1 (en) | Electronic package and fabrication method thereof | |
US20140284803A1 (en) | Semiconductor package and fabrication method thereof | |
TW202318597A (zh) | 信熱分離tmv封裝結構及其製作方法 | |
TWI594349B (zh) | 半導體封裝載板及其製造方法 | |
JP2000307038A (ja) | チップサイズ・パッケージ(csp)及びその作製方法 | |
JP5121875B2 (ja) | 回路装置 | |
JPH07326690A (ja) | 半導体装置用パッケージおよび半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20913862 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20913862 Country of ref document: EP Kind code of ref document: A1 |