WO2020215892A1 - 像素电路及其驱动方法、显示装置 - Google Patents

像素电路及其驱动方法、显示装置 Download PDF

Info

Publication number
WO2020215892A1
WO2020215892A1 PCT/CN2020/077113 CN2020077113W WO2020215892A1 WO 2020215892 A1 WO2020215892 A1 WO 2020215892A1 CN 2020077113 W CN2020077113 W CN 2020077113W WO 2020215892 A1 WO2020215892 A1 WO 2020215892A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
light
emitting
control
signal
Prior art date
Application number
PCT/CN2020/077113
Other languages
English (en)
French (fr)
Inventor
陈亮
王磊
岳晗
玄明花
肖丽
刘冬妮
赵德涛
陈昊
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2020215892A1 publication Critical patent/WO2020215892A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]

Definitions

  • the present disclosure belongs to the field of display technology, and specifically relates to a pixel circuit and a driving method thereof, and a display device.
  • Miniature inorganic light-emitting diodes are a new generation of display technology, which has higher brightness, better luminous efficiency, and lower power consumption than existing OLED technology. The excellent characteristics of miniature inorganic light-emitting diodes will make it applicable to TVs, iPhones, and iPads.
  • An embodiment of the present disclosure provides a pixel circuit including: a pixel driving sub-circuit, a light-emitting time control sub-circuit, and a light-emitting device, the pixel driving sub-circuit is used to provide a driving current for the light-emitting device; the light-emitting time The control sub-circuit is used to control the light-emitting time of the light-emitting device through a time modulation signal under the control of the light-emitting time control signal; wherein, the light-emitting time control sub-circuit includes: a first transistor for responding to the light-emitting time control Signal to transmit the time modulation signal; a second transistor for responding to the time modulation signal to control the light emitting time of the light emitting device in each light emitting stage; a first storage capacitor for storing and transmitting to the first The time modulation signal of two transistors; the pixel circuit further includes: a signal adjustment sub-circuit for adjusting the signal written to the light emitting device via the second transistor
  • the signal adjustment sub-circuit includes: a timing controller for providing the time modulation signal, and in the reset phase, outputting a time modulation signal for controlling the second transistor to turn off.
  • the signal conditioning sub-circuit includes: a third transistor for transmitting a first control signal in response to the reset signal, so as to control the second transistor to remain off during the reset phase.
  • the first electrode of the first transistor is connected to the time modulation signal terminal, and the second electrode of the first transistor is connected to the control electrode of the second transistor and the first terminal of the first storage capacitor.
  • the second electrode of the third transistor, the control electrode of the first transistor is connected to the light emission time control signal terminal; the first electrode of the second transistor is connected to the pixel driving sub-circuit, and the first electrode of the second transistor.
  • the two poles are connected to the light emitting device; the first pole of the third transistor is connected to the first control signal terminal, the control electrode of the third transistor is connected to the reset signal terminal; the second terminal of the first storage capacitor is connected to the common voltage end.
  • the pixel driving sub-circuit includes: a switching transistor for transmitting a data voltage in response to a scan signal of the Nth row; a driving transistor for generating a driving current according to the data voltage transmitted by the switching transistor A threshold compensation transistor, which is used to compensate the threshold voltage of the drive transistor in response to the scan signal of the Nth row; a second storage capacitor, which is used to store the data voltage transmitted to the drive transistor; a reset transistor, which is used to In response to the reset signal, the data voltage stored in the second storage capacitor is discharged through the initialization voltage; the light-emitting control transistor is used to provide a power supply voltage to the driving transistor in response to the light-emitting control signal.
  • the pixel driving sub-circuit includes: a switch transistor for transmitting a data voltage in response to a scan signal of the Nth row; a second storage capacitor for storing the data voltage transmitted to the driving transistor; A driving transistor, the control electrode of which is connected to the second end of the second storage capacitor, and is used to generate a driving current according to the voltage coupled to the second end of the second storage capacitor; a threshold compensation transistor, which is used to respond to the Nth The row scanning signal compensates the threshold voltage of the driving transistor; the reference transistor is used to transmit a reference voltage to the first end of the second storage capacitor in response to the N+1th row scanning signal; and wherein the pixel driving sub-circuit It also includes a first reset transistor, which is used to reset the potential stored at the second end of the second storage capacitor through an initialization voltage in response to a reset signal; and a second reset transistor, which is used to respond to a reset signal and use the power supply voltage to reset The potential stored at the first end of the second storage capacitor is reset; the light-e
  • the light emitting control transistor is multiplexed as the signal conditioning sub-circuit.
  • the light emitting device includes: a miniature inorganic light emitting diode.
  • An embodiment of the present disclosure provides a method for driving a pixel circuit, which includes: controlling a pixel driving sub-circuit to generate a driving current for driving a light-emitting device to emit light; under the control of a light-emitting time control signal, controlling the light-emitting time control sub-circuit to work And controlling the time when the drive current is written to the light emitting device according to the time modulation signal to control the light emitting time of the light emitting device.
  • the pixel driving unit includes: a switching transistor for transmitting a data voltage in response to a scan signal of the Nth row; a driving transistor for generating a driving current according to the data voltage transmitted by the switching transistor;
  • the threshold compensation transistor is used to compensate the threshold voltage of the driving transistor in response to the scan signal of the Nth row;
  • the second storage capacitor is used to store the data voltage transmitted to the driving transistor;
  • the reset transistor is used to respond The reset signal is used to discharge the data voltage stored in the second storage capacitor through the initialization voltage;
  • the light emission control transistor is used to respond to the light emission control signal to provide a power supply voltage to the drive transistor;
  • the signal adjustment unit includes: timing The controller is used to provide the time modulation signal, and in the reset stage, output the time modulation signal used to control the second transistor to turn off; and wherein
  • the driving method includes a reset phase, a data writing and threshold compensation phase, a first light-emitting control phase, a first light-emitting phase, and a repetition phase, wherein:
  • the reset transistor In the reset phase, under the control of the reset signal, the reset transistor is turned on, the second storage capacitor is discharged, and the light-emitting time control signal terminal inputs a working level to control the first transistor to be turned on, and the timing controller outputs a non-working level, And it is transmitted to the control electrode of the second transistor through the first transistor, the second transistor is turned off, and the light-emitting device does not emit light;
  • the switching transistor, the driving transistor, and the threshold compensation transistor are all turned on, and the data line writes a data voltage signal into the driving transistor to Complete data writing and threshold compensation of drive transistors;
  • the light-emitting time control terminal outputs a working level signal, the first transistor is turned on, and at the same time, the timing controller outputs a corresponding level signal to charge the first storage capacitor through the first transistor and control the first transistor Two transistors are turned on or off;
  • the light-emitting control line outputs a working level signal
  • the light-emitting control transistor is turned on, and the second transistor maintains the state of the first light-emitting control stage to control whether the light-emitting device emits light
  • the pixel circuit is controlled to complete a preset number of light-emitting control phases and light-emitting phases.
  • the light-emitting time control signal terminal inputs the total duration of the light-emitting time control signal in the reset phase, the data writing and threshold compensation phase, and the first light-emitting control phase.
  • the duration of the light-emitting time control signal is the same.
  • the pixel driving unit includes: a switching transistor for transmitting a data voltage in response to a scan signal of the Nth row; a driving transistor for generating a driving current according to the data voltage transmitted by the switching transistor;
  • the threshold compensation transistor is used to compensate the threshold voltage of the driving transistor in response to the scan signal of the Nth row;
  • the second storage capacitor is used to store the data voltage transmitted to the driving transistor;
  • the reset transistor is used to respond The reset signal is used to discharge the data voltage stored in the second storage capacitor through the initialization voltage;
  • the light emission control transistor is used to respond to the light emission control signal to provide a power supply voltage to the drive transistor;
  • the signal adjustment sub-circuit includes: A third transistor, the first electrode of which is connected to the first control signal terminal, the second electrode of the third transistor is connected to the control electrode of the second transistor, and the control electrode of the third transistor is connected to the reset signal terminal, wherein,
  • the driving method includes a reset phase, a data writing and threshold compensation phase, a first light-emitting control phase, a first light-emitting phase, and a repetition phase, wherein:
  • the reset transistor In the reset phase, under the control of the reset signal, the reset transistor is turned on to discharge the second storage capacitor. At the same time, the third transistor is turned on, and the second transistor is turned off by the first control signal so that the light-emitting device does not emit light. ;
  • the switching transistor, the driving transistor and the storytelling threshold compensation transistor are all turned on, and the data line writes the data voltage signal into the driving transistor, To complete data writing and threshold compensation of the drive transistor;
  • the light-emitting time control terminal outputs a working level signal and the first transistor is turned on.
  • the time modulation signal terminal outputs a corresponding level signal, and the first storage capacitor is charged through the first transistor and controlled
  • the second transistor is turned on or off;
  • the light-emitting control line outputs a working level signal
  • the light-emitting control transistor is turned on, and the second transistor maintains the state of the first light-emitting control stage to control whether the light-emitting device emits light
  • the pixel circuit is controlled to complete a preset number of light-emitting control stages and light-emitting stages, so as to realize the corresponding gray-scale display of the light-emitting device.
  • the pixel driving sub-circuit includes: a switch transistor for transmitting a data voltage in response to a scan signal of the Nth row; a second storage capacitor for storing the data voltage transmitted to the driving transistor; A driving transistor, the control electrode of which is connected to the second end of the second storage capacitor, and is used to generate a driving current according to the voltage coupled to the second end of the second storage capacitor; a threshold compensation transistor, which is used to respond to the Nth
  • the row scan signal is used to compensate the threshold voltage of the driving transistor;
  • the reference transistor is used to transmit a reference voltage to the first end of the second storage capacitor in response to the N+1th row scan signal;
  • the pixel driving sub-circuit further includes :
  • the first reset transistor is used to respond to the reset signal and reset the potential stored at the second end of the second storage capacitor through the initialization voltage; the second reset transistor is used to respond to the reset signal and use the power supply voltage
  • the potential of the first terminal of the second storage capacitor is reset;
  • the light-emitting control transistor
  • the driving method includes a reset phase, a data writing and threshold compensation phase, a first light-emitting control phase, a first light-emitting phase, and a repetition phase, wherein:
  • the first reset transistor and the second reset transistor are turned on to discharge the second storage capacitor
  • the scan line of row N outputs the operating level signal, the switching transistor, the driving transistor and the threshold compensation transistor are all turned on, and the data line writes the data voltage into the driving transistor to complete the data writing and driving Threshold compensation of transistors;
  • the N+1th row scan line inputs the operating level signal, the reference transistor is turned on, and the reference voltage terminal is written with the reference voltage, so that the potential of the first terminal of the second storage capacitor becomes the reference voltage; at the same time, The light-emitting time control terminal outputs a working level signal, the first transistor is turned on, and at the same time, the time modulation signal terminal outputs a corresponding level signal, the first storage capacitor is charged through the first transistor, and the second transistor is controlled to be turned on Or turn off;
  • the light-emitting control line inputs a working level signal, the light-emitting control transistor is turned on, and the second transistor maintains the state of the first light-emitting control stage to control whether the light-emitting device emits light;
  • the pixel circuit is controlled to complete a preset number of light-emitting control stages and light-emitting stages, so as to realize the corresponding gray-scale display of the light-emitting device.
  • An embodiment of the present disclosure provides a display device including the aforementioned pixel circuit.
  • FIG. 1 is a schematic diagram of a pixel circuit according to an embodiment of the disclosure
  • FIG. 2 is a working timing diagram of the pixel circuit shown in FIG. 1;
  • FIG. 3 is another working timing diagram of the pixel circuit shown in FIG. 1;
  • FIG. 4 is another working timing diagram of the pixel circuit shown in FIG. 1;
  • FIG. 5 is a schematic diagram of a pixel circuit according to an embodiment of the disclosure.
  • FIG. 6 is a working timing diagram of the pixel circuit shown in FIG. 5;
  • FIG. 7 is a schematic diagram of a pixel circuit according to an embodiment of the disclosure.
  • FIG. 8 is a working timing diagram of the pixel circuit shown in FIG. 7.
  • FIG. 9 is a flowchart of a driving method of a pixel circuit in an embodiment of the disclosure.
  • the efficiency of the miniature inorganic light emitting diodes in the related art at low current density will decrease as the current density decreases. If the current density is used to modulate the gray scale of the pixel sub-circuit, the low gray scale will correspond to the low current density, and its efficiency will be reduced. Moreover, as the current density changes, the color coordinates of the micro-inorganic light-emitting diode will change, that is, the color shift of the micro-inorganic light-emitting diode display will occur when the light-emitting gray scale changes. Therefore, the pixel circuit often modulates the light output gray scale of the miniature inorganic light-emitting diode through the current and the light-emitting time. However, in the existing pixel circuit, the resolution of the display device is affected by the limitation of the active area channel of the transistor. limit.
  • the light-emitting devices include but are not limited to miniature inorganic light-emitting diodes, and may also include current-driven components such as organic light-emitting diodes.
  • An embodiment of the present disclosure provides a pixel circuit, including: a pixel driving sub-circuit, a light-emitting time control sub-circuit, a signal adjustment sub-circuit, and a light-emitting device; wherein the pixel driving sub-circuit is used to provide a driving current for the light-emitting device;
  • the control sub-circuit is used to control the light-emitting time of the light-emitting device through the time modulation signal under the control of the light-emitting time control signal; and the light-emitting time control sub-circuit may specifically include: a first transistor, a second transistor, and a first storage capacitor; A transistor is used to transmit a time modulation signal in response to the light-emitting time control signal; the second transistor is used to control the light-emitting time of the light-emitting device in response to the time modulation signal; the first storage capacitor is used to store the time-modulated signal transmitted to the second transistor;
  • the signal adjustment sub-circuit in the embodiment
  • the pixel circuit of this embodiment adds a signal adjustment sub-circuit, it is used to adjust the signal written to the light-emitting device by the second transistor in the light-emitting time control sub-circuit to control whether the light-emitting device emits light, that is, in this embodiment
  • a new type of pixel circuit is provided to control the light-emitting device to display different gray levels.
  • this embodiment also provides a method for driving the above-mentioned pixel circuit.
  • the method includes: controlling the pixel driving sub-circuit to provide a driving current for the light-emitting device; and controlling the light-emitting time by the light-emitting time control signal.
  • the working state of the control sub-circuit is controlled so that the light-emitting time control sub-circuit controls the light-emitting time of the light-emitting device according to the time modulation signal; wherein the light-emitting time control signal controls the working state of the light-emitting time control sub-circuit so that the light-emitting time control sub-circuit is based on
  • the steps of controlling the light emitting time of the light emitting device by the time modulation signal include:
  • the first transistor is controlled to be turned on by the light emitting time control signal, and the time modulation signal is output to the second transistor and the first storage capacitor, so that the second transistor controls the light emitting time of each light emitting stage of the light emitting device through the time modulation signal to achieve Display of different gray levels.
  • the driving method of the pixel circuit of this embodiment further includes adjusting the signal written to the light emitting device via the second transistor by the signal adjusting sub-circuit.
  • the second transistor in the reset phase, can be controlled by the signal conditioning sub-circuit to turn off so that the light-emitting device does not emit light; for another example, in the light-emitting phase, the signal conditioning sub-circuit can be used to control whether the pixel drive sub-circuit can provide driving current.
  • the second transistor is written to the light emitting device to control the light emitting state of the light emitting device.
  • the pixel circuit includes: a pixel driving sub-circuit 1, a light-emitting time control sub-circuit 2, a signal adjusting sub-circuit 3, and a light-emitting device D.
  • the pixel driving sub-circuit 1 is used to provide a driving current for the light-emitting device D; the light-emitting time control sub-circuit 2 is used to control the light-emitting time of the light-emitting device D through a time modulation signal under the control of the light-emitting time control signal; and the light-emitting time control sub
  • the circuit 2 may specifically include: a first transistor T1, a second transistor T2, and a first storage capacitor C1; the first transistor T1 is used to transmit a time modulation signal in response to a light-emitting time control signal; the second transistor T2 is used to respond to a time modulation signal The light emitting time of the light emitting device D is controlled; the first storage capacitor C1 is used to store the time modulation signal transmitted to the second transistor T2.
  • the signal adjustment sub-circuit 3 is a timing control sub-circuit for providing a time modulation signal, and can output a time modulation signal for controlling the second transistor T2 to turn off during the
  • the signal adjustment sub-circuit 3 is a timing control sub-circuit, it can be used to provide a time modulation signal, and can output a time modulation signal for controlling the second transistor T2 to turn off during the reset phase.
  • the light-emitting control transistor used to control whether the driving current can be transmitted to the light-emitting device D in the pixel driving sub-circuit 1 in the related art can be omitted (specifically described in conjunction with the following example), which can effectively improve the application of the pixel of this embodiment.
  • the resolution of the display panel of the circuit is a timing control sub-circuit.
  • the pixel driving sub-circuit 1 may include a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reset transistor T7, a light emission control transistor T8, and a second storage capacitor C2.
  • the switching transistor T4 is used to transmit the data voltage in response to the Nth row scanning signal being turned on.
  • the driving transistor T5 is used for generating a driving current according to the data voltage transmitted by the switching transistor.
  • the threshold compensation transistor T6 is used to respond to the turn-on of the scan signal of the Nth row to compensate the threshold voltage of the driving transistor T5.
  • the second storage capacitor C2 is used to store the data voltage transmitted to the transistor;
  • the reset transistor T7 is used to turn on in response to the reset signal and discharge the data voltage stored in the second storage capacitor C2 through the initialization voltage.
  • the light-emission control transistor T8 is used for turning on in response to the light-emission control signal to provide a power supply voltage to the driving transistor T5.
  • the light-emitting control transistor T8 and the second transistor T2 can be used as switches, and can also be used as transistors for transmitting current to the light-emitting device D, that is, only the light-emitting control transistor T8 is required.
  • the channel of the second transistor T2 and the second transistor T2 are designed as a wide-channel transistor, which can effectively improve the resolution of the display panel to which the pixel circuit of this embodiment is applied.
  • the following takes the pixel driving sub-circuit 1 including a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reset transistor T7, a light emission control transistor T8, and a second storage capacitor C2 as an example.
  • the driving method of the pixel circuit in this embodiment will be described.
  • the first electrode of the switching transistor T4 is connected to the data line Data
  • the second electrode is connected to the second electrode of the light emitting control transistor T8 and the first electrode of the driving transistor T5
  • the control electrode is connected to the scan line GateA(N) in the Nth row.
  • the second electrode of the driving transistor T5 is connected to the second electrode of the threshold compensation transistor T6 and the first electrode of the second transistor T2
  • the control electrode is connected to the first end of the second storage capacitor C2 and the first electrode of the threshold compensation transistor T6.
  • the gate of the threshold compensation transistor T6 is connected to the scan line GateA(N) in the Nth row.
  • the first electrode of the reset transistor T7 is connected to the initialization signal terminal Vinit, and the control electrode is connected to the reset signal terminal Reset.
  • the first electrode of the light emitting control transistor T8 is connected to the first power supply voltage terminal VDD and the second end of the second storage capacitor C2, and the control electrode is connected to the light emitting control line EM.
  • the first electrode of the first transistor T1 is connected to the timing controller, the second electrode is connected to the first end of the first storage capacitor C1 and the control electrode of the second transistor T2, and the control electrode is connected to the light emitting time control signal terminal.
  • the second electrode of the second transistor T2 is connected to the first electrode of the light emitting device D, and the second electrode of the light emitting device D is connected to the second power supply voltage terminal VSS.
  • the second terminal of the first storage capacitor C1 is connected to the common voltage terminal Vcom.
  • the switching transistor T4, the driving transistor T5, the threshold compensation transistor T6, the reset transistor T7, the light emission control transistor T8, the first transistor T1 and the second transistor T2 are all P-type transistors.
  • the driving method of the pixel circuit in this embodiment is described, but it should be understood that the switching transistor T4, the driving transistor T5, the threshold compensation transistor T6, the reset transistor T7, the light emission control transistor T8, the first transistor T1 and The second transistor T2 can also be an N-type transistor.
  • the driving method of the pixel circuit is taken as an example when displaying a frame of picture. Among them, pre-designing the gray scale of each pixel requires three light-emitting stages. Of course, in this embodiment The driving method of the pixel circuit is not limited to three light-emitting stages, and the duration and number of light-emitting stages can be specifically set according to specific gray-scale requirements.
  • the driving method of the pixel circuit in this embodiment specifically includes the following multiple stages t1 to t8.
  • the timing controller 3 In the reset phase (t1), low-level signals are input to the reset signal terminal Reset and the light-emitting time control signal terminal GateB, at this time the reset transistor T7 and the first transistor T1 are turned on; the initialization signal input from the initialization signal terminal Vinit passes through the reset transistor T7 The second electrode discharges the second storage capacitor C2, and at the same time controls the driving transistor T5 to turn off, the timing controller 3 outputs a high-level signal, which is transmitted to the control electrode of the second transistor T2 through the first transistor T1, so that The second transistor T2 is turned off, so that the light emitting device D does not emit light.
  • a low-level signal is input to the scan line GateA(N) in the Nth row, the switching transistor T4, the driving transistor T5 and the threshold compensation transistor T6 are all turned on, and the data line Data is written
  • the data voltage signal (Data0) Vdata At this time, the potential of the control electrode of the driving transistor T5 and the first end of the second storage capacitor C2 is Vdata-Vth; where Vth is the threshold voltage of the driving transistor T5.
  • a low-level signal is input to the light-emitting time control terminal GateB, and the first transistor T1 is turned on.
  • the signal Data1 output by the timing controller is a low-level signal, so that the first storage capacitor C1 is charged through the first transistor T1 and the second transistor T2 is controlled to be turned on.
  • a low-level signal is input to the light-emitting control line EM, and the duration of writing low-level is time1, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second transistor T2 remains on during this stage, and the light-emitting device D keeps emitting light during this stage.
  • the second light-emitting control stage (t5) a low-level signal is input to the light-emitting time control terminal GateB, the first transistor T1 is turned on, and at the same time, the signal Data2 output by the timing controller is a high-level signal, which passes through the first transistor T1 charges the first storage capacitor C1 and controls the second transistor T2 to turn off, so that the light emitting device D does not emit light.
  • the low-level signal is kept input to the light-emitting control line EM, and the duration of writing the low level is time2, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second The transistor T2 remains off at this stage, and the light-emitting device D does not emit light at this stage.
  • a low-level signal is input to the light-emitting time control terminal GateB, the first transistor T1 is turned on, and at the same time, the signal Data3 output by the timing controller is a low-level signal, which passes through the first transistor T1 charges the first storage capacitor C1 and controls the second transistor T2 to turn on.
  • the light-emitting control line EM is kept input with a low-level signal, and the duration of writing low-level is time3, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second The transistor T2 remains on during this stage, and the light-emitting device D keeps emitting light during this stage.
  • the light-emitting time of the light-emitting device D of the pixel circuit is the duration of the first light-emitting stage and the third light-emitting stage (time1+time3); of course, by adjusting the light-emitting device D in Whether each light-emitting stage emits light or not, the light-emitting device D can be displayed in different gray scales.
  • the light-emitting time control terminal GateB needs a very short time in the reset phase (t1), the data writing and threshold compensation phase (t2), and the first light-emitting control phase (t3).
  • Two low-level signals are output internally (as shown in Figure 2).
  • This method requires more precise timing control.
  • a low-level signal is input to the light-emitting time control terminal GateB.
  • the first transistor T1 is turned on at this time, a high level can be input to the first pole of the first transistor T1 by controlling the timing controller At this time, the control electrode of the second transistor T2 is written with a high level signal, and the second transistor T2 is controlled to be in the off state.
  • the reset phase, the data writing and threshold compensation phase, and the first light emission control phase are compared in the three phases
  • the total duration of the light-emitting time control signal terminal input light-emitting time control signal, and the duration of the light-emitting time control signal input to the light-emitting time control signal terminal in the second light-emitting control stage and the light-emitting time control signal terminal in the third light-emitting control stage The duration of the control signal is the same.
  • the pixel circuit includes: a pixel driving sub-circuit 1, a light-emitting time control sub-circuit 2, a signal adjusting sub-circuit 3, and a light-emitting device D.
  • the pixel driving sub-circuit 1 is used to provide a driving current for the light-emitting device D;
  • the light-emitting time control sub-circuit 2 is used to control the light-emitting time of the light-emitting device D through a time modulation signal under the control of the light-emitting time control signal.
  • the emission time control sub-circuit 2 may specifically include: a first transistor T1, a second transistor T2, and a first storage capacitor C1.
  • the first transistor T1 is used to transmit a time modulation signal in response to the light emission time control signal; the second transistor T2 is used to control the light emission time of the light emitting device D in response to the time modulation signal; the first storage capacitor C1 is used to store and transmit to the second transistor T2 Time modulated signal.
  • the signal conditioning sub-circuit 3 includes: a third transistor T3, which is used to transmit a first control signal in response to a reset signal to control the second transistor T2 to remain in the reset phase Shut down.
  • the signal conditioning sub-circuit 3 is the third transistor T3, and the third transistor T3 transmits the first control signal in response to the reset signal to control the second transistor T2 to remain off during the reset phase. It can be seen that the third transistor T3 is only used as a switch. At this time, the light-emitting control transistor used to control whether the driving current can be transmitted to the light-emitting device D in the pixel driving sub-circuit 1 in the prior art can be omitted ( It will be described in detail with the following example) The light-emitting control transistor is used in the pixel circuit as both a switch and a current transmission device, so that the resolution of the display panel to which the pixel circuit of this embodiment is applied can be effectively improved.
  • the pixel driving sub-circuit 1 may include a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reset transistor T7, a light emission control transistor T8, and a second storage capacitor C2.
  • the switching transistor T4 is used to transmit the data voltage in response to the scan signal of the Nth row.
  • the driving transistor T5 is used for generating a driving current according to the data voltage transmitted by the switching transistor T4.
  • the threshold compensation transistor T6 is used to compensate the threshold voltage of the driving transistor T5 in response to the scan signal of the Nth row.
  • the second storage capacitor C2 is used to store the data voltage transmitted to the driving transistor T5.
  • the reset transistor T7 is used to respond to the reset signal and discharge the data voltage stored in the second storage capacitor C2 through the initialization voltage Vinit.
  • the light emission control transistor T8 is used to respond to the light emission control signal to provide a power supply voltage to the drive transistor T5.
  • the light-emission control transistor T8 and the second transistor T2 are used as switches and as transistors for transmitting current to the light-emitting device D, that is, only the light-emission control transistor T8 and the second transistor T2 need to be connected.
  • the channel of the second transistor T2 is designed as a wide-channel transistor, so that the resolution of the display panel to which the pixel circuit of this embodiment is applied can be effectively improved.
  • the following takes the pixel driving sub-circuit 1 including a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reset transistor T7, a light emission control transistor T8, and a second storage capacitor C2 as an example.
  • the driving method of the pixel circuit in this embodiment will be described.
  • the first electrode of the switching transistor T4 is connected to the data line Data
  • the second electrode is connected to the second electrode of the light emitting control transistor T8 and the first electrode of the driving transistor T5
  • the control electrode is connected to the scan line GateA(N) in the Nth row.
  • the second electrode of the driving transistor T5 is connected to the second electrode of the threshold compensation transistor T6 and the first electrode of the second transistor T2
  • the control electrode is connected to the first end of the second storage capacitor C2 and the first electrode of the threshold compensation transistor T6.
  • the gate of the threshold compensation transistor T6 is connected to the scan line GateA(N) in the Nth row.
  • the first electrode of the reset transistor T7 is connected to the initialization signal terminal Vinit, and the control electrode is connected to the reset signal terminal Reset.
  • the first electrode of the light emitting control transistor T8 is connected to the first power supply voltage terminal VDD and the second end of the second storage capacitor C2, and the control electrode is connected to the light emitting control line EM.
  • the first electrode of the first transistor T1 is connected to the time modulation signal terminal Data-T, and the second electrode is connected to the first terminal of the first storage capacitor C1, the control electrode of the second transistor T2 and the second electrode of the third transistor T3, the control electrode Connect the light-emitting time control signal terminal GateB.
  • the second electrode of the second transistor T2 is connected to the first electrode of the light emitting device D.
  • the first electrode of the third transistor T3 is connected to the first control signal terminal (high level signal terminal), and the control electrode is connected to the reset signal terminal Reset.
  • the second pole of the light emitting device D is connected to the second power supply voltage terminal VSS.
  • the second terminal of the first storage capacitor C1 is connected to the common voltage terminal Vcom.
  • the switching transistor T4, the driving transistor T5, the threshold compensation transistor T6, the reset transistor T7, the light emission control transistor T8, the first transistor T1, the second transistor T2, and the third transistor T3 are used. All P-type transistors are taken as examples to describe the driving method of the pixel circuit in this embodiment, but it should be understood that the switching transistor T4, the driving transistor T5, the threshold compensation transistor T6, the reset transistor T7, and the light emission control transistor T8, Both the first transistor T1 and the second transistor T2 may also be N-type transistors.
  • the driving method of the pixel circuit when displaying a frame of picture is taken as an example for description.
  • pre-designing the gray scale of each pixel requires three light-emitting stages.
  • the driving method of the pixel circuit is not limited to three light-emitting stages, and the duration and number of the light-emitting stages can be specifically set according to specific grayscale requirements.
  • the driving method of the pixel circuit in this embodiment specifically includes the following stages t1 to t8.
  • a low level signal is input to the reset signal terminal Reset.
  • the reset transistor T7 and the third transistor T3 are turned on; the initialization signal input from the initialization signal terminal Vinit passes through the second pole of the reset transistor T7.
  • the storage capacitor C2 is discharged, the first control signal terminal VH inputs a high level signal, and the second transistor T2 is controlled to be turned off through the third transistor T3, so that the light emitting device D does not emit light.
  • a low-level signal is input to the scan line GateA(N) in the Nth row, the switching transistor T4, the driving transistor T5 and the threshold compensation transistor T6 are all turned on, and the data line Data is written
  • the data voltage signal (Data0) is Vdata.
  • the potentials of the control electrode of the driving transistor T5 and the first terminal of the second storage capacitor C2 are Vdata-Vth; where Vth is the threshold voltage of the driving transistor T5.
  • a low-level signal is input to the light-emitting time control terminal GateB, and the first transistor T1 is turned on.
  • the time modulation signal terminal Data-T input Data1 is a low-level signal, passing A transistor T1 charges the first storage capacitor C1 and controls the second transistor T2 to turn on.
  • a low-level signal is input to the light-emitting control line EM, and the duration of writing low-level is time1, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second transistor T2 remains on during this stage, and the light-emitting device D keeps emitting light during this stage.
  • a low level signal is input to the lighting time control terminal GateB, the first transistor T1 is turned on, and at the same time, the signal Data2 input from the time modulation signal terminal Data-T is a high level signal, The first storage capacitor C1 is charged through the first transistor T1, and the second transistor T2 is controlled to be turned off.
  • the low-level signal is kept input to the light-emitting control line EM, and the duration of writing the low level is time2, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second The transistor T2 remains off at this stage, and the light-emitting device D does not emit light at this stage.
  • a low-level signal is input to the light-emitting time control terminal GateB, and the first transistor T1 is turned on.
  • the signal Data3 input from the time modulation signal terminal Data-T is a low-level signal.
  • the first storage capacitor C1 is charged through the first transistor T1, and the second transistor T2 is controlled to be turned on.
  • the light-emitting control line EM is kept input with a low-level signal, and the duration of writing low-level is time3, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second The transistor T2 remains conductive at this stage, and the light-emitting device D keeps emitting light at this stage.
  • the light-emitting time of the light-emitting device D of the pixel circuit is the duration of the first light-emitting stage and the third light-emitting stage (time1+time3); of course, by adjusting the light-emitting device D in Whether each light-emitting stage emits light or not, the light-emitting device D can be displayed in different gray scales.
  • the pixel circuit includes: a pixel driving sub-circuit 1, a light-emitting time control sub-circuit 2, a signal adjusting sub-circuit 3, and a light-emitting device D.
  • the pixel driving sub-circuit 1 is used to provide a driving current for the light emitting device D.
  • the light-emitting time control sub-circuit 2 is used to control the light-emitting time of the light-emitting device D through a time modulation signal under the control of the light-emitting time control signal; and the light-emitting time control sub-circuit 2 may specifically include: a first transistor T1, a second transistor T2 And the first storage capacitor C1; the first transistor T1 is used to transmit a time modulation signal in response to the light-emitting time control signal; the second transistor T2 is used to control the light-emitting time of the light-emitting device D in response to the time modulation signal; the first storage capacitor C1 is used The time modulation signal transmitted to the second transistor T2 is stored.
  • the pixel driving sub-circuit 1 may include a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reference transistor T9, a second storage capacitor C2; a first reset transistor T71 and a second reset transistor T72 .
  • the light emission control transistor T8 is multiplexed as the signal conditioning sub-circuit 3, which is used to control the transmission of the driving current output by the driving transistor T5 to the light emitting device D in response to the light emission control signal.
  • the switch transistor T4 is used to transmit the data voltage in response to the scan signal of the Nth row.
  • the second storage capacitor C2 is used to store the data voltage transmitted to the driving transistor.
  • the driving transistor T5 is used to generate a driving current according to the voltage coupled to the second end of the second storage capacitor C2.
  • the threshold compensation transistor T6 is used to compensate the threshold voltage of the driving transistor T5 in response to the scan signal of the Nth row.
  • the reference transistor T9 is used for transmitting the reference voltage to the first end of the second storage capacitor C2 in response to the scan signal of the N+1th row.
  • the first reset transistor T71 is used to respond to the reset signal and reset the second terminal potential stored in the second storage capacitor C2 through the initialization voltage.
  • the second reset transistor T72 is used to respond to the reset signal to reset the first terminal potential stored in the second storage capacitor C2 through the power supply voltage.
  • the signal adjustment sub-circuit 3 is a light-emission control transistor T8, and the light-emission control transistor T8 is used to respond to the light-emission control signal and control the driving current output by the driving transistor T5 to be transmitted to the light-emitting device D, as can be seen
  • the light-emission control transistor T8 and the second transistor T2 are used as switches and as transistors for transmitting current to the light-emitting device D, that is, only the light-emission control transistor T8 and the second transistor need to be connected.
  • the channel of T2 is designed as a wide-channel transistor, which can effectively improve the resolution of the display panel to which the pixel circuit of this embodiment is applied.
  • the pixel driving sub-circuit 1 includes a switching transistor T4, a driving transistor T5, a threshold compensation transistor T6, a reset transistor T7, a light emission control transistor T8, a reference test transistor, and a second storage.
  • the capacitor C2 is taken as an example to describe the driving method of the pixel circuit in this embodiment.
  • the first electrode of the switching transistor T4 is connected to the data line Data
  • the second electrode is connected to the first electrode of the second storage capacitor C2 and the second electrode of the reference transistor T9
  • the control electrode is connected to the scan line GateA(N) of the Nth row.
  • the first electrode of the driving transistor T5 is connected to the first power supply voltage terminal VDD and the second electrode of the second reset transistor T72
  • the second electrode is connected to the second electrode of the threshold compensation transistor T6 and the first electrode of the light emission control transistor T8
  • the control electrode is connected The second terminal of the second storage capacitor C2, the first terminal of the threshold compensation transistor T6 and the second terminal of the first reset transistor T71.
  • the gate of the threshold compensation transistor T6 is connected to the scan line GateA(N) in the Nth row.
  • the first electrode of the reference transistor T9 is connected to the reference voltage terminal Ref, and the control electrode is connected to the N+1th row scan line GateA(N+1).
  • the first electrode of the first reset transistor T71 is connected to the initialization voltage terminal, and the control electrode is connected to the reset signal terminal Reset.
  • the control electrode of the second reset transistor T72 is connected to the reset signal terminal Reset.
  • the first electrode of the first transistor T1 is connected to the time modulation signal terminal Data-T
  • the second electrode is connected to the first terminal of the first storage capacitor C1 and the control electrode of the second transistor T2
  • the control electrode is connected to the light emitting time control signal terminal GateB.
  • the first electrode of the second transistor T2 is connected to the second electrode of the light emitting control transistor T8, and the second electrode is connected to the first electrode of the light emitting device D.
  • the second terminal of the first storage capacitor C1 is connected to the common voltage terminal Vcom.
  • the control electrode of the emission control transistor T8 is connected to the emission control line EM.
  • the transistor T2 and the light-emitting control transistor T8 are all P-type transistors as an example, the driving method of the pixel circuit in this embodiment is described, but it should be understood that the switching transistor T4, the driving transistor T5, the threshold compensation transistor T6, and the reset transistor T7, the light emission control transistor T8, the first transistor T1 and the second transistor T2 can also be N-type transistors.
  • the driving method of the pixel circuit when displaying a frame of picture is taken as an example for description.
  • pre-designing the gray scale of each pixel requires three light-emitting stages.
  • the driving method of the pixel circuit is not limited to three light-emitting stages, and the duration and number of the light-emitting stages can be specifically set according to specific grayscale requirements.
  • the driving method of the pixel circuit in this embodiment specifically includes the following multiple stages t1 to t8:
  • a low-level signal is input to the reset signal terminal Reset.
  • the first reset transistor T71 and the second reset transistor T72 are turned on; the initialization signal input from the initialization signal terminal Vinit passes through the first reset transistor T71.
  • the diode resets the second end of the second storage capacitor C2 and the control electrode potential of the driving transistor T5 to the initialization voltage, and the second reset transistor T72 writes the power supply voltage to the first end of the second storage capacitor C2.
  • a low-level signal is input to the scan line GateA(N) in the Nth row, the switching transistor T4, the driving transistor T5 and the threshold compensation transistor T6 are all turned on, and the data line Data is written
  • the data voltage signal (Data0) is Vdata.
  • the potential of the control electrode of the driving transistor T5 and the second terminal of the second storage capacitor C2 is Vdata-Vth; the potential of the first terminal of the second storage capacitor C2 is Vdata; where Vth is The threshold voltage of the driving transistor T5.
  • a low-level signal is input to the scan line GateA (N+1) of the N+1th row, the reference transistor T9 is turned on, and the reference voltage is written to the reference voltage terminal Ref.
  • the second The first terminal potential of the storage capacitor C2 becomes the reference voltage; at the same time, a low-level signal is input to the light-emitting time control terminal GateB, and the first transistor T1 is turned on.
  • the signal Data1 input from the time modulation signal terminal Data-T is The low-level signal charges the first storage capacitor C1 through the first transistor T1 and controls the second transistor T2 to turn on.
  • a low-level signal is input to the light-emitting control line EM, and the duration of writing low-level is time1, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second transistor T2 remains on during this stage, and the light-emitting device D keeps emitting light during this stage.
  • a low level signal is input to the lighting time control terminal GateB, the first transistor T1 is turned on, and at the same time, the signal Data2 input from the time modulation signal terminal Data-T is a high level signal, The first storage capacitor C1 is charged through the first transistor T1, and the second transistor T2 is controlled to be turned off.
  • the low-level signal is kept input to the light-emitting control line EM, and the duration of writing the low level is time2, the light-emitting control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second The transistor T2 remains off at this stage, and the light-emitting device D does not emit light at this stage.
  • a low-level signal is input to the light-emitting time control terminal GateB, and the first transistor T1 is turned on.
  • the signal Data3 input from the time modulation signal terminal Data-T is a low-level signal.
  • the first storage capacitor C1 is charged through the first transistor T1, and the second transistor T2 is controlled to be turned on.
  • the low-level signal is kept input to the light-emission control line EM, and the duration of writing the low level is time3, the light-emission control transistor T8 is turned on, and due to the existence of the first storage capacitor C1, the second transistor T2 is in In this stage, the conduction is maintained, and the light-emitting device D keeps emitting light in this stage.
  • the light-emitting time of the light-emitting device D of the pixel circuit is the duration of the first light-emitting stage and the third light-emitting stage (time1+time3); of course, by adjusting the light-emitting device D in If each light-emitting stage is enough to emit light, the light-emitting device D can be displayed in different gray scales.
  • An embodiment of the present disclosure provides a display device including the pixel circuit of any one of the foregoing embodiments. Therefore, the display device of this embodiment may have a higher resolution.
  • the display device can be a liquid crystal display device or an electroluminescent display device, such as liquid crystal panels, electronic paper, OLED panels, mobile phones, tablet computers, televisions, monitors, notebook computers, digital photo frames, navigators, etc., which have display functions. Products or parts.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

像素电路及其驱动方法、显示装置，像素电路包括：像素驱动子电路（1）、发光时间控制子电路（2）和发光器件（D），像素驱动子电路（1）用于为发光器件（D）提供驱动电流；发光时间控制子电路（2）用于在发光时间控制信号的控制下，通过时间调制信号控制发光器件（D）的发光时间；发光时间控制子电路（2）包括：第一晶体管（T1），用于响应发光时间控制信号而传输时间调制信号；第二晶体管（T2），用于响应时间调制信号而控制发光器件（D）在每个发光阶段的发光时间；第一存储电容（C1），用于存储传输至第二晶体管（T2）的时间调制信号；像素电路还包括信号调节子电路（3），用于调节经由第二晶体管（T2）写入至发光器件（D）的信号。

Description

像素电路及其驱动方法、显示装置
相关公开的交叉引用
本公开要求于2019年4月26日提交的中国专利公开No.201910345648.5的优先权，所公开的内容以引用的方式合并于此。
技术领域
本公开属于显示技术领域，具体涉及像素电路及其驱动方法、显示装置。
背景技术
微型无机发光二极管(MiniLED或Micro LED)是新一代显示技术，比现有的OLED技术亮度更高、发光效率更好、但功耗更低。微型无机发光二极管出色的特性将使得它可以在电视、iPhone、iPad上应用。
发明内容
本公开的一个实施例提供了一种像素电路，包括：像素驱动子电路、发光时间控制子电路和发光器件，所述像素驱动子电路用于为所述发光器件提供驱动电流；所述发光时间控制子电路用于在发光时间控制信号的控制下，通过时间调制信号控制所述发光器件的发光时间；其中，所述发光时间控制子电路包括：第一晶体管，用于响应所述发光时间控制信号而传输所述时间调制信号；第二晶体管，用于响应所述时间调制信号而控制所述发光器件的在每个发光阶段的发光时间；第一存储电容，用于存储传输至所述第二晶体管的所述时间调制信号；所述像素电路还包括：信号调节子电路，用于调节经由所述第二晶体管写入至所述发光器件的信号。
在一些实施方式中，所述信号调节子电路包括：时序控制器，用于提供所述时间调制信号，并在复位阶段，输出用以控制第二晶体管关断的时间调制信号。
在一些实施方式中，，所述信号调节子电路包括：第三晶体管，用于响应复位信号而传输第一控制信号，以控制所述第二晶体管在复位阶段保持关断。
在一些实施方式中，所述第一晶体管的第一极连接时间调制信号端，所述第一晶体管的第二极连接所述第二晶体管的控制极、所述第一存储电容的第一端、所述第三晶体管的第二极，所述第一晶体管的控制极连接发光时间控制信号端；所述第二晶体管的第一极连接所述像素驱动子电路，所述第二晶体管的第二极连接所述发光器件；所述第三晶体管的第一极连接第一控制信号端，所述第三晶体管的控制极连接复位信号端；所述第一存储电容的第二端连接公共电压端。
在一些实施方式中，所述像素驱动子电路包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；驱动晶体管，用于根据所述开关晶体管传送的所述数据电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压。
在一些实施方式中，所述像素驱动子电路包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；驱动晶体管，其控制极连接至所述第二存储电容的第二端，并且用于根据所述第二存储电容的第二端耦合的电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；参考晶体管，用于响应第N+1行扫描信号而传送参考电压至 第二存储电容的第一端；并且其中所述像素驱动子电路还包括：第一复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容的第二端的电位进行重置；第二复位晶体管，用于响应复位信号，通过电源电压对存储在所述第二存储电容的第一端的电位进行重置；发光控制晶体管，用于响应发光控制信号，控制驱动晶体管输出的驱动电流传输至发光器件；
其中，所述发光控制晶体管复用为所述信号调节子电路。
在一些实施方式中，所述发光器件包括：微型无机发光二极管。
本公开的一个实施例提供了一种像素电路的驱动方法，包括：控制像素驱动子电路产生用以驱动发光器件发光的驱动电流；在发光时间控制信号的控制下，控制发光时间控制子电路工作；以及根据时间调制信号控制所述驱动电流写入至发光器件的时间，以控制所述发光器件的发光时间。
在一些实施方式中，所述像素驱动单元包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；驱动晶体管，用于根据所述开关晶体管传送的所述数据电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压；所述信号调节单元包括：时序控制器，用于提供所述时间调制信号，并在复位阶段，输出用以控制第二晶体管关断的时间调制信号；并且其中
所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
在复位阶段，在复位信号的控制下，复位晶体管导通，第二存储电容进行放电，以及发光时间控制信号端输入工作电平，控制第一晶体管导通，时序控制器输出非工作电平，并通过第一晶 体管传输至第二晶体管的控制极，第二晶体管关断，发光器件不发光；
在数据写入和阈值补偿阶段，在第扫描信号的控制下，所述开关晶体管、所述驱动晶体管和所述阈值补偿晶体管均导通，数据线将数据电压信号写入所述驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
在第一发光控制阶段，发光时间控制端输出工作电平信号，第一晶体管导通，同时，时序控制器输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
在第一发光阶段，发光控制线输出工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制发光器件是否发光；以及
在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段。
在一些实施方式中，发光时间控制信号端在复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段这三个阶段输入发光时间控制信号的总时长，与重复阶段中各个发光控制阶段输入发光时间控制信号的时长相同。
在一些实施方式中，所述像素驱动单元包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；驱动晶体管，用于根据所述开关晶体管传送的所述数据电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压；所述信号调节子电路包括：第三晶体管，其第一极连接至第一控制信号端，第三晶体管的第二极连接至所述第二晶体管的控制极，第三晶体管的控制极连接至复位信号端，其中，
所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
在复位阶段，在复位信号的控制下，复位晶体管导通，对发第二存储电容进行放电，同时第三晶体管导通，通过第一控制信号控制第二晶体管关断，以使发光器件不发光；
在数据写入和阈值补偿阶段，在第N行扫描信号的控制下，所述开关晶体管、所述驱动晶体管和说书阈值补偿晶体管均导通，数据线将数据电压信号写入所述驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
在第一发光控制阶段，发光时间控制端输出工作电平信号，第一晶体管导通，同时，时间调制信号端输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
在第一发光阶段，发光控制线输出工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制发光器件是否发光；
在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段，以实现发光器件的相应灰阶显示。
在一些实施方式中，所述像素驱动子电路包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；驱动晶体管，其控制极连接至所述第二存储电容的第二端，并且用于根据所述第二存储电容的第二端耦合的电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；参考晶体管，用于响应第N+1行扫描信号而传送参考电压至第二存储电容的第一端；所述像素驱动子电路还包括：第一复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容的第二端的电位进行重置；第二复位晶体管，用于响应复位信号，通过电源电压对存储在所述第二存储电容的第一端的 电位进行重置；发光控制晶体管，用于响应发光控制信号，控制驱动晶体管输出的驱动电流传输至发光器件；其中，所述发光控制晶体管复用为所述信号调节子电路，并且其中，
所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
在复位阶段，在复位信号的控制下，使第一复位晶体管和第二复位晶体管导通，以对所述第二存储电容进行放电；
在数据写入和阈值补偿阶段，第N行扫描线输出工作电平信号，开关晶体管、驱动晶体管和阈值补偿晶体管均导通，数据线将数据电压写入驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
在第一发光控制阶段，第N+1行扫描线输入工作电平信号，参考晶体管导通，参考电压端写入参考电压，使得第二存储电容的第一端电位变为参考电压；同时，发光时间控制端输出工作电平信号，第一晶体管导通，与此同时，时间调制信号端输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
在第一发光阶段，发光控制线输入工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制发光器件是否发光；
在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段，以实现发光器件的相应灰阶显示。
本公开的一个实施例提供了一种显示装置，包括前述的像素电路。
附图说明
图1为本公开的一个实施例的像素电路的示意图；
图2为图1所示的像素电路的工作时序图；
图3为图1所示的像素电路的另一工作时序图；
图4为图1所示的像素电路的再一工作时序图；
图5为本公开的一个实施例的像素电路的示意图；
图6为图5所示的像素电路的工作时序图；
图7为本公开的一个实施例的像素电路的示意图；
图8为图7所示的像素电路的工作时序图。
图9为本公开的一个实施例中的像素电路的驱动方法的流程图。
具体实施方式
为使本领域技术人员更好地理解本公开的技术方案，下面结合附图和具体实施方式对本公开作进一步详细描述。
相关技术中的微型无机发光二极管在低电流密度下效率会随着电流密度的降低而降低。如果采用电流密度调制像素子电路的灰阶，则低灰阶会对应低电流密度，其效率就会降低。并且，随着电流密度的变化，微型无机发光二极管的色坐标会发生变化，也就是说微型无机发光二极管显示器在发光灰阶变化时会发生色偏。因此，像素电路常通过电流和发光时间来共同调制微型无机发光二极管的出光灰阶，但在现有的像素电路中，由于晶体管的有源区沟道的限制，造成了显示装置的分辨率受限。
在本公开实施例中，发光器件包括但不限于微型无机发光二极管，也可以包括有机发光二极管等电流驱动型元器件。
本公开的一个实施例提供一种像素电路，包括：像素驱动子电路、发光时间控制子电路、信号调节子电路和发光器件；其中，像素驱动子电路用于为发光器件提供驱动电流；发光时间控制子电路用于在发光时间控制信号的控制下，通过时间调制信号控制发光器件的发光时间；且该发光时间控制子电路具体可以包括：第一晶体管、第二晶体管和第一存储电容；第一晶体管用于响应发光时间控制信号而传输时间调制信号；第二晶体管用于响应时间调制信号而控制发光器件的发光时间；第一存储电容用于存储传输至第二晶体管的时间调制信号；本实施例中的信号调节子电 路则用于调节由第二晶体管写入至发光器件的信号。
由于在本实施例的像素电路中，增加了信号调节子电路，用于调节发光时间控制子电路中的第二晶体管写入至发光器件的信号，以控制发光器件是否发光，也即在本实施例中提供一种新型的像素电路，以控制发光器件实现不同灰阶的显示。
相应的，在本实施例中还提供一种上述像素电路的驱动方法，如图9所示，该方法包括：通过控制像素驱动子电路为发光器件提供驱动电流；通过发光时间控制信号控制发光时间控制子电路的工作状态，以使发光时间控制子电路根据时间调制信号控制发光器件的发光时间；其中，通过发光时间控制信号控制发光时间控制子电路的工作状态，以使发光时间控制子电路根据时间调制信号控制发光器件的发光时间的步骤包括：
通过发光时间控制信号控制第一晶体管导通，将时间调制信号输出给第二晶体管和第一存储电容，以使第二晶体管通过时间调制信号控制发光器件的每个发光阶段的发光时间，以实现不同灰阶的显示。
本实施例的像素电路的驱动方法还包括通过信号调节子电路调节经由第二晶体管写入至发光器件的信号。
例如：在复位阶段，可以通过信号调节子电路控制第二晶体管关断，以使发光器件不发光；再例如，在发光阶段，可以通过信号调节子电路控制像素驱动子电路提供驱动电流是否能够通过第二晶体管写入至发光器件，以控制发光器件的发光状态。具体方法结合下述实施例进行描述。
本公开的一个实施例提供一种像素电路，如图1所示，该像素电路包括：像素驱动子电路1、发光时间控制子电路2、信号调节子电路3和发光器件D。像素驱动子电路1用于为发光器件D提供驱动电流；发光时间控制子电路2用于在发光时间控制信号的控制下，通过时间调制信号控制发光器件D的发光时间；且该发光时间控制子电路2具体可以包括：第一晶体管T1、第二晶体 管T2和第一存储电容C1；第一晶体管T1用于响应发光时间控制信号而传输时间调制信号；第二晶体管T2用于响应时间调制信号而控制发光器件D的发光时间；第一存储电容C1用于存储传输至第二晶体管T2的时间调制信号。特别的是，在本实施例中信号调节子电路3为时序控制子电路，用于提供时间调制信号，并能够在复位阶段输出用以控制第二晶体管T2关断的时间调制信号。
由于在本实施例的像素电路中，信号调节子电路3为时序控制子电路，其可用于提供时间调制信号，并能够在复位阶段输出用以控制第二晶体管T2关断的时间调制信号，此时可以将相关技术中的像素驱动子电路1中用以控制驱动电流是否可以传输至发光器件D的发光控制晶体管省略(具体结合下述实例进行说明)，从而可以有效的提高应用本实施例像素电路的显示面板的分辨率。
在本实施例的像素电路中，像素驱动子电路1可以包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、和第二存储电容C2。开关晶体管T4用于响应第N行扫描信号导通而传送数据电压。驱动晶体管T5用于根据所述开关晶体管传送的所述数据电压，生成驱动电流。阈值补偿晶体管T6用于响应第N行扫描信号导通，对所述驱动晶体管T5的阈值电压进行补偿。第二存储电容C2用于存储传送至所述晶体管的所述数据电压；。复位晶体管T7用于响应复位信号导通，通过初始化电压对存储在第二存储电容C2中的数据电压进行放电。发光控制晶体管T8用于响应发光控制信号导通，向驱动晶体管T5提供电源电压。
可以看出的是，在本实施例的像素电路中仅发光控制晶体管T8和第二晶体管T2既可以作为开关，又可以作为传输电流至发光器件D的晶体管，也即仅需要将发光控制晶体管T8和第二晶体管T2的沟道设计为宽沟道的晶体管，从而可以有效的提高应用本实施例像素电路的显示面板的分辨率。
为了清楚本实施例中的像素电路的工作原理，以下以像素驱动子电路1包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管 T6、复位晶体管T7、发光控制晶体管T8、第二存储电容C2为例，对本实施例中的像素电路的驱动方法进行说明。
开关晶体管T4的第一极连接数据线Data，第二极连接发光控制晶体管T8的第二极和驱动晶体管T5的第一极，控制极连接第N行扫描线GateA(N)。驱动晶体管T5的第二极连接阈值补偿晶体管T6的第二极和第二晶体管T2的第一极，控制极连接第二存储电容C2的第一端和阈值补偿晶体管T6的第一极。阈值补偿晶体管T6的控制极连接第N行扫描线GateA(N)。复位晶体管T7的第一极连接初始化信号端Vinit，控制极连接复位信号端Reset。发光控制晶体管T8的第一极连接第一电源电压端VDD和第二存储电容C2的第二端，控制极连接发光控制线EM。第一晶体管T1的第一极连接时序控制器，第二极连接第一存储电容C1的第一端和第二晶体管T2的控制极，控制极连接发光时间控制信号端。第二晶体管T2的第二极连接发光器件D的第一极，发光器件D的第二极连接第二电源电压端VSS。第一存储电容C1的第二端连接公共电压端Vcom。
在此需要说明的是，在本实施例中是以开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第一晶体管T1和第二晶体管T2均为P型晶体管为例，对本实施例中的像素电路的驱动方法进行描述的，但应当理解的是，开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第一晶体管T1和第二晶体管T2也均可以为N型晶体管。而且在下面的描述中，是以显示一帧画面时，该像素电路的驱动方法为例进行说明的，其中，预先设计每一个像素的灰阶实现需要三个发光阶段，当然，在本实施例的像素电路的驱动方法中也不局限于三个发光阶段，发光阶段的时长以及数量，可以根据具体灰阶需求具体设定。
结合图1、图2和图9，本实施例中的像素电路的驱动方法具体包括如下多个阶段t1至t8.
在复位阶段(t1)，对复位信号端Reset和发光时间控制信 号端GateB输入低电平信号，此时复位晶体管T7和第一晶体管T1导通；初始化信号端Vinit输入的初始化信号通过复位晶体管T7的第二极对第二存储电容C2的进行放电，同时控制驱动晶体管T5关断，时序控制器3输出高电平信号，并通过第一晶体管T1传输至第二晶体管T2的控制极，以使第二晶体管T2关断，从而发光器件D不发光。
在数据写入和阈值补偿阶段(t2)，对第N行扫描线GateA(N)输入低电平信号，开关晶体管T4、驱动晶体管T5和阈值补偿晶体管T6均导通，对数据线Data写入数据电压信号(Data0)Vdata，此时驱动晶体管T5的控制极和第二存储电容C2的第一端的电位为Vdata-Vth；其中，Vth为驱动晶体管T5的阈值电压。
在第一发光控制阶段(t3)，对发光时间控制端GateB输入低电平信号，第一晶体管T1导通。与此同时，时序控制器输出的信号Data1为低电平信号，从而通过第一晶体管T1给第一存储电容C1进行充电，并控制第二晶体管T2导通。
在第一发光阶段(t4)，对发光控制线EM输入低电平信号，且写入低电平的时长为time1，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持开启，在该阶段发光器件D保持发光。
在第二发光控制阶段(t5)：对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时序控制器输出的信号Data2为高电平信号，通过第一晶体管T1对第一存储电容C1进行充电，并控制第二晶体管T2关断开，发光器件D不发光。
在第二发光阶段(t6)，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time2，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持关断，在该阶段发光器件D保持不发光。
在第三发光控制阶段(t7)：对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时序控制器输出的信号Data3为低电平信号，通过第一晶体管T1对第一存储电容C1 进行充电，并控制第二晶体管T2导通。
在第三发光阶段(t8)，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time3，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持开启，在该阶段发光器件D保持发光。
综上，可以看出的是在显示一帧画面时，像素电路的发光器件D的发光时间为第一发光阶段和第三发光阶段的时长(time1+time3)；当然，通过调整发光器件D在各个发光阶段的是否发光，则可以实现发光器件D的不同灰阶显示。
由上述方法可以看出的是，发光时间控制端GateB需要在复位阶段(t1)、数据写入和阈值补偿阶段(t2)、第一发光控制阶段(t3)这三个阶段的很短的时间内输出两个低电平信号(如图2所示)，该种方法需要较为精准的时序控制，为了降低电路的设计难度，在一个实施例中，如图3所示，在数据写入和阈值补偿阶段(t2)，对发光时间控制端GateB输入低电平信号，虽然此时第一晶体管T1被导通，但可以通过控制时序控制器给第一晶体管T1的第一极输入高电平信号，此时第二晶体管T2的控制极被写入高电平信号，控制第二晶体管T2处于关断状态。
在上述的像素电路的驱动方法中，如图4所示的时序图，为了设计简化该像素电路的时序，在复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段这三个阶段对发光时间控制信号端输入发光时间控制信号的总时长，与在第二发光控制阶段对发光时间控制信号端输入发光时间控制信号的时长以及在第三发光控制阶段对发光时间控制信号端输入发光时间控制信号的时长相同。
本公开的一个实施例提供一种像素电路，如图5所示，该像素电路包括：像素驱动子电路1、发光时间控制子电路2、信号调节子电路3和发光器件D。像素驱动子电路1用于为发光器件D提供驱动电流；发光时间控制子电路2用于在发光时间控制信号 的控制下，通过时间调制信号控制发光器件D的发光时间。该发光时间控制子电路2具体可以包括：第一晶体管T1、第二晶体管T2和第一存储电容C1。第一晶体管T1用于响应发光时间控制信号而传输时间调制信号；第二晶体管T2用于响应时间调制信号而控制发光器件D的发光时间；第一存储电容C1用于存储传输至第二晶体管T2的时间调制信号。特别的是，在本实施例中信号调节子电路3包括：第三晶体管T3，该第三晶体管T3用于响应复位信号而传输第一控制信号，以控制所述第二晶体管T2在复位阶段保持关断。
由于在本实施例的像素电路中，信号调节子电路3为第三晶体管T3，且该第三晶体管T3响应复位信号而传输第一控制信号，以控制所述第二晶体管T2在复位阶段保持关断，可以看出的是，第三晶体管T3仅用作开关，此时可以将现有技术中的像素驱动子电路1中用以控制驱动电流是否可以传输至发光器件D的发光控制晶体管省略(具体结合下述实例进行说明)该发光控制晶体管在像素电路中既作为开关又作为电流传输的器件，从而可以有效的提高应用本实施例像素电路的显示面板的分辨率。
在本实施例的像素电路中，像素驱动子电路1可以包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8和第二存储电容C2。开关晶体管T4用于响应第N行扫描信号而传送数据电压。驱动晶体管T5用于根据所述开关晶体管T4传送的所述数据电压生成驱动电流。阈值补偿晶体管T6用于响应第N行扫描信号，对所述驱动晶体管T5的阈值电压进行补偿。第二存储电容C2用于存储传送至所述驱动晶体管T5的所述数据电压。复位晶体管T7用于响应复位信号，通过初始化电压Vinit对存储在第二存储电容C2中的数据电压进行放电。发光控制晶体管T8用于响应发光控制信号，向驱动晶体管T5提供电源电压。
可以看出的是，在本实施例的像素电路中仅发光控制晶体管T8和第二晶体管T2既作为开关，又作为传输电流至发光器件D 的晶体管，也即仅需要将发光控制晶体管T8和第二晶体管T2的沟道设计为宽沟道的晶体管，从而可以有效的提高应用本实施例像素电路的显示面板的分辨率。
为了清楚本实施例中的像素电路的工作原理，以下以像素驱动子电路1包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第二存储电容C2为例，对本实施例中的像素电路的驱动方法进行说明。
开关晶体管T4的第一极连接数据线Data，第二极连接发光控制晶体管T8的第二极和驱动晶体管T5的第一极，控制极连接第N行扫描线GateA(N)。驱动晶体管T5的第二极连接阈值补偿晶体管T6的第二极和第二晶体管T2的第一极，控制极连接第二存储电容C2的第一端和阈值补偿晶体管T6的第一极。阈值补偿晶体管T6的控制极连接第N行扫描线GateA(N)。复位晶体管T7的第一极连接初始化信号端Vinit，控制极连接复位信号端Reset。发光控制晶体管T8的第一极连接第一电源电压端VDD和第二存储电容C2的第二端，控制极连接发光控制线EM。第一晶体管T1的第一极连接时间调制信号端Data-T，第二极连接第一存储电容C1的第一端、第二晶体管T2的控制极和第三晶体管T3的第二极，控制极连接发光时间控制信号端GateB。第二晶体管T2的第二极连接发光器件D的第一极。第三晶体管T3的第一极连接第一控制信号端(高电平信号端)，控制极连接复位信号端Reset。发光器件D的第二极连接第二电源电压端VSS。第一存储电容C1的第二端连接公共电压端Vcom。
在此需要说明的是，在本实施例中是以开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第一晶体管T1、第二晶体管T2和第三晶体管T3均为P型晶体管为例，对本实施例中的像素电路的驱动方法进行描述的，但应当理解的是，开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第一晶体管T1和第二晶体管T2也均可以为N型晶体管。而且在下述方法中，是以显示 一帧画面时，该像素电路的驱动方法为例进行说明的，其中，预先设计每一个像素的灰阶实现需要三个发光阶段，当然，在本实施例的像素电路的驱动方法中也不局限于三个发光阶段，发光阶段的时长以及数量，可以根据具体灰阶需求具体设定。
结合图5、图6和图9所示，本实施例中的像素电路的驱动方法具体包括如下阶段t1至t8。
在复位阶段(t1)，给复位信号端Reset输入低电平信号，此时复位晶体管T7和第三晶体管T3导通；初始化信号端Vinit输入的初始化信号通过复位晶体管T7的第二极对第二存储电容C2的进行放电，第一控制信号端VH输入高电平信号，通过第三晶体管T3控制第二晶体管T2关断，以使发光器件D不发光。
在数据写入和阈值补偿阶段(t2)，给第N行扫描线GateA(N)输入低电平信号，开关晶体管T4、驱动晶体管T5和阈值补偿晶体管T6均导通，给数据线Data写入数据电压信号(Data0)为Vdata，此时驱动晶体管T5的控制极和第二存储电容C2的第一端的电位为Vdata-Vth；其中，Vth为驱动晶体管T5的阈值电压。
在第一发光控制阶段(t3)，给发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入Data1为低电平信号，通过第一晶体管T1给第一存储电容C1进行充电，并控制第二晶体管T2导通。
在第一发光阶段(t4)，对发光控制线EM输入低电平信号，且写入低电平的时长为time1，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持开启，在该阶段发光器件D保持发光。
在第二发光控制阶段(t5)，对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入的信号Data2为高电平信号，通过第一晶体管T1给第一存储电容C1进行充电，并控制第二晶体管T2关断。
在第二发光阶段(t6)，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time2，发光控制晶体管T8导通，由 于第一存储电容C1的存在，第二晶体管T2在该阶段保持关断，在该阶段发光器件D不发光。
在第三发光控制阶段(t7)，对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入的信号Data3为低电平信号，通过第一晶体管T1对第一存储电容C1进行充电，并控制第二晶体管T2导通。
在第三发光阶段(t8)，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time3，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持导通，在该阶段发光器件D保持发光。
综上，可以看出的是在显示一帧画面时，像素电路的发光器件D的发光时间为第一发光阶段和第三发光阶段的时长(time1+time3)；当然，通过调整发光器件D在各个发光阶段的是否发光，则可以实现发光器件D的不同灰阶显示。
本公开的一个实施例提供一种像素电路，如图7所示，该像素电路包括：像素驱动子电路1、发光时间控制子电路2、信号调节子电路3和发光器件D。像素驱动子电路1用于为发光器件D提供驱动电流。发光时间控制子电路2用于在发光时间控制信号的控制下，通过时间调制信号控制发光器件D的发光时间；且该发光时间控制子电路2具体可以包括：第一晶体管T1、第二晶体管T2和第一存储电容C1；第一晶体管T1用于响应发光时间控制信号而传输时间调制信号；第二晶体管T2用于响应时间调制信号而控制发光器件D的发光时间；第一存储电容C1用于存储传输至第二晶体管T2的时间调制信号。
在本实施例的像素电路中，像素驱动子电路1可以包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、参考晶体管T9、第二存储电容C2；第一复位晶体管T71和第二复位晶体管T72。特别的是，发光控制晶体管T8复用为信号调节子电路3，用于响应发光控制信号，控制驱动晶体管T5输出的驱动电流传输至发光 器件D。
具体的，开关晶体管T4用于响应第N行扫描信号而传送数据电压。第二存储电容C2用于存储传送至所述驱动晶体管的所述数据电压。驱动晶体管T5用于根据所述第二存储电容C2的第二端耦合的电压，生成驱动电流。阈值补偿晶体管T6用于响应第N行扫描信号，对所述驱动晶体管T5的阈值电压进行补偿。参考晶体管T9用于响应第N+1行扫描信号而传送参考电压至第二存储电容C2的第一端。第一复位晶体管T71用于响应复位信号，通过初始化电压对存储在第二存储电容C2的第二端电位进行重置。第二复位晶体管T72用于响应复位信号，通过电源电压对存储在第二存储电容C2的第一端电位进行重置。
由于在本实施例的像素电路中，信号调节子电路3为发光控制晶体管T8，且该发光控制晶体管T8用于响应发光控制信号，控制驱动晶体管T5输出的驱动电流传输至发光器件D，可以看出的是，在本实施例的像素电路中仅发光控制晶体管T8和第二晶体管T2既作为开关，又作为传输电流至发光器件D的晶体管，也即仅需要将发光控制晶体管T8和第二晶体管T2的沟道设计为宽沟道的晶体管，从而可以有效的提高应用本实施例像素电路的显示面板的分辨率。
为了清楚本实施例中的像素电路的工作原理，以下以像素驱动子电路1包括开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、参考考晶体管、第二存储电容C2为例，对本实施例中的像素电路的驱动方法进行说明。
开关晶体管T4的第一极连接数据线Data，第二极连接第二存储电容C2的第一和参考晶体管T9的第二极，控制极连接第N行扫描线GateA(N)。驱动晶体管T5的第一极连接第一电源电压端VDD和第二复位晶体管T72的第二极，第二极连接阈值补偿晶体管T6的第二极和发光控制晶体管T8的第一极，控制极连接第二存储电容C2的第二端、阈值补偿晶体管T6的第一极和第一复位晶体 管T71的第二极。阈值补偿晶体管T6的控制极连接第N行扫描线GateA(N)。参考晶体管T9的第一极连接参考电压端Ref，控制极连接第N+1行扫描线GateA(N+1)。第一复位晶体管T71的第一极连接初始化电压端，控制极连接复位信号端Reset。第二复位晶体管T72的控制极连接复位信号端Reset。第一晶体管T1的第一极连接时间调制信号端Data-T，第二极连接第一存储电容C1的第一端、第二晶体管T2的控制极，控制极连接发光时间控制信号端GateB。第二晶体管T2的第一极连接发光控制晶体管T8的第二极，第二极连接发光器件D的第一极。第一存储电容C1的第二端连接公共电压端Vcom。发光控制晶体管T8的控制极连接发光控制线EM。
在此需要说明的是，在本实施例中是以开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、第一复位晶体管T71、第二复位晶体管T72、参考晶体管T9、第一晶体管T1、第二晶体管T2、发光控制晶体管T8均为P型晶体管为例，对本实施例中的像素电路的驱动方法进行描述的，但应当理解的是，开关晶体管T4、驱动晶体管T5、阈值补偿晶体管T6、复位晶体管T7、发光控制晶体管T8、第一晶体管T1和第二晶体管T2也均可以为N型晶体管。而且在下述方法中，是以显示一帧画面时，该像素电路的驱动方法为例进行说明的，其中，预先设计每一个像素的灰阶实现需要三个发光阶段，当然，在本实施例的像素电路的驱动方法中也不局限于三个发光阶段，发光阶段的时长以及数量，可以根据具体灰阶需求具体设定。
结合图7、图8和图9所示，本实施例中的像素电路的驱动方法具体包括如下多个阶段t1至t8：
在复位阶段(t1)，对复位信号端Reset输入低电平信号，此时第一复位晶体管T71和第二复位晶体管T72导通；初始化信号端Vinit输入的初始化信号通过第一复位晶体管T71的第二极将第二存储电容C2的第二端和驱动晶体管T5的控制极电位复位为初始化电压，第二复位晶体管T72将电源电压写入第二存储电 容C2的第一端。
在数据写入和阈值补偿阶段(t2)，对第N行扫描线GateA(N)输入低电平信号，开关晶体管T4、驱动晶体管T5和阈值补偿晶体管T6均导通，对数据线Data写入数据电压信号(Data0)为Vdata，此时驱动晶体管T5的控制极和第二存储电容C2的第二端的电位为Vdata-Vth；第二存储电容C2的第一端电位为Vdata；其中，Vth为驱动晶体管T5的阈值电压。
在第一发光控制阶段(t3)，对第N+1行扫描线GateA(N+1)输入低电平信号，参考晶体管T9导通，对参考电压端Ref写入参考电压，此时第二存储电容C2的第一端电位变为参考电压；同时，给发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入的信号Data1为低电平信号，通过第一晶体管T1对第一存储电容C1进行充电，并控制第二晶体管T2导通。
在第一发光阶段(t4)，对发光控制线EM输入低电平信号，且写入低电平的时长为time1，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持开启，在该阶段发光器件D保持发光。
在第二发光控制阶段(t5)，对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入的信号Data2为高电平信号，通过第一晶体管T1给第一存储电容C1进行充电，并控制第二晶体管T2关断。
在第二发光阶段(t6)，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time2，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持关断，在该阶段发光器件D不发光。
在第三发光控制阶段(t7)，对发光时间控制端GateB输入低电平信号，第一晶体管T1导通，与此同时，时间调制信号端Data-T输入的信号Data3为低电平信号，通过第一晶体管T1给第一存储电容C1进行充电，并控制第二晶体管T2导通。
在第三发光阶段，对发光控制线EM保持输入低电平信号，且写入低电平的时长为time3，发光控制晶体管T8导通，由于第一存储电容C1的存在，第二晶体管T2在该阶段保持导通，在该阶段发光器件D保持发光。
综上，可以看出的是在显示一帧画面时，像素电路的发光器件D的发光时间为第一发光阶段和第三发光阶段的时长(time1+time3)；当然，通过调整发光器件D在各个发光阶段的是够发光，则可以实现发光器件D的不同灰阶显示。
本公开的一个实施例提供一种显示装置，该显示装置包括前述任一实施例的像素电路。因此，本实施例的显示装置可以为分辨率较高。
其中，显示装置可以为液晶显示装置或者电致发光显示装置，例如液晶面板、电子纸、OLED面板、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
可以理解的是，以上实施方式仅仅是为了说明本公开的原理而采用的示例性实施方式，然而本公开并不局限于此。对于本领域内的普通技术人员而言，在不脱离本公开的精神和实质的情况下，可以做出各种变型和改进，这些变型和改进也视为本公开的保护范围。

Claims (13)

  1. 一种像素电路，包括：像素驱动子电路、发光时间控制子电路和发光器件，所述像素驱动子电路用于为所述发光器件提供驱动电流；所述发光时间控制子电路用于在发光时间控制信号的控制下，通过时间调制信号控制所述发光器件的发光时间；其中，所述发光时间控制子电路包括：
    第一晶体管，用于响应所述发光时间控制信号而传输所述时间调制信号；
    第二晶体管，用于响应所述时间调制信号而控制所述发光器件的在每个发光阶段的发光时间；
    第一存储电容，用于存储传输至所述第二晶体管的所述时间调制信号；
    所述像素电路还包括：信号调节子电路，用于调节经由所述第二晶体管写入至所述发光器件的信号。
  2. 根据权利要求1所述的像素电路，其中，所述信号调节子电路包括：时序控制器，用于提供所述时间调制信号，并在复位阶段，输出用以控制第二晶体管关断的时间调制信号。
  3. 根据权利要求1或2所述的像素电路，其中，所述信号调节子电路包括：第三晶体管，用于响应复位信号而传输第一控制信号，以控制所述第二晶体管在复位阶段保持关断。
  4. 根据权利要求3所述的像素电路，其中，所述第一晶体管的第一极连接时间调制信号端，所述第一晶体管的第二极连接所述第二晶体管的控制极、所述第一存储电容的第一端、所述第三晶体管的第二极，所述第一晶体管的控制极连接发光时间控制信号端；
    所述第二晶体管的第一极连接所述像素驱动子电路，所述第 二晶体管的第二极连接所述发光器件；
    所述第三晶体管的第一极连接第一控制信号端，所述第三晶体管的控制极连接复位信号端；
    所述第一存储电容的第二端连接公共电压端。
  5. 根据权利要求1-4中任一项所述的像素电路，其中，所述像素驱动子电路包括：
    开关晶体管，用于响应第N行扫描信号而传送数据电压；
    驱动晶体管，用于根据所述开关晶体管传送的所述数据电压，生成驱动电流；
    阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；
    第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；
    复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；
    发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压。
  6. 根据权利要求1所述的像素电路，其中，所述像素驱动子电路包括：
    开关晶体管，用于响应第N行扫描信号而传送数据电压；
    第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；
    驱动晶体管，其控制极连接至所述第二存储电容的第二端，并且用于根据所述第二存储电容的第二端耦合的电压，生成驱动电流；
    阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；
    参考晶体管，用于响应第N+1行扫描信号而传送参考电压至 第二存储电容的第一端；并且其中
    所述像素驱动子电路还包括：
    第一复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容的第二端的电位进行重置；
    第二复位晶体管，用于响应复位信号，通过电源电压对存储在所述第二存储电容的第一端的电位进行重置；
    发光控制晶体管，用于响应发光控制信号，控制驱动晶体管输出的驱动电流传输至发光器件；
    其中，所述发光控制晶体管复用为所述信号调节子电路。
  7. 根据权利要求1所述的像素电路，其中，所述发光器件包括：微型无机发光二极管。
  8. 一种如权利要求1所述的像素电路的驱动方法，包括：
    控制像素驱动子电路产生用以驱动发光器件发光的驱动电流；
    在发光时间控制信号的控制下，控制发光时间控制子电路工作；以及
    根据时间调制信号控制所述驱动电流写入至发光器件的时间，以控制所述发光器件的发光时间。
  9. 根据权利要求8所述的像素电路的驱动方法，其中，所述像素驱动单元包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；驱动晶体管，用于根据所述开关晶体管传送的所述数据电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压；所述信号调节单元包括：时序控制器，用于提供所述时间调制信号，并在复位阶段，输出 用以控制第二晶体管关断的时间调制信号；并且其中
    所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
    在复位阶段，在复位信号的控制下，复位晶体管导通，第二存储电容进行放电，以及发光时间控制信号端输入工作电平，控制第一晶体管导通，时序控制器输出非工作电平，并通过第一晶体管传输至第二晶体管的控制极，第二晶体管关断，发光器件不发光；
    在数据写入和阈值补偿阶段，在第扫描信号的控制下，所述开关晶体管、所述驱动晶体管和所述阈值补偿晶体管均导通，数据线将数据电压信号写入所述驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
    在第一发光控制阶段，发光时间控制端输出工作电平信号，第一晶体管导通，同时，时序控制器输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
    在第一发光阶段，发光控制线输出工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制发光器件是否发光；以及
    在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段。
  10. 根据权利要求9所述的像素电路的驱动方法，其中，发光时间控制信号端在复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段这三个阶段输入发光时间控制信号的总时长，与重复阶段中各个发光控制阶段输入发光时间控制信号的时长相同。
  11. 根据权利要求8所述的像素电路的驱动方法，其中，所述像素驱动单元包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；驱动晶体管，用于根据所述开关晶体管传送的所 述数据电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容中的数据电压进行放电；发光控制晶体管，用于响应发光控制信号，向所述驱动晶体管提供电源电压；所述信号调节子电路包括：第三晶体管，其第一极连接至第一控制信号端，第三晶体管的第二极连接至所述第二晶体管的控制极，第三晶体管的控制极连接至复位信号端，其中，
    所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
    在复位阶段，在复位信号的控制下，复位晶体管导通，对发第二存储电容进行放电，同时第三晶体管导通，通过第一控制信号控制第二晶体管关断，以使发光器件不发光；
    在数据写入和阈值补偿阶段，在第N行扫描信号的控制下，所述开关晶体管、所述驱动晶体管和说书阈值补偿晶体管均导通，数据线将数据电压信号写入所述驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
    在第一发光控制阶段，发光时间控制端输出工作电平信号，第一晶体管导通，同时，时间调制信号端输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
    在第一发光阶段，发光控制线输出工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制发光器件是否发光；
    在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段，以实现发光器件的相应灰阶显示。
  12. 根据权利要求8所述的像素电路的驱动方法，其中，所 述像素驱动子电路包括：开关晶体管，用于响应第N行扫描信号而传送数据电压；第二存储电容，用于存储传送至所述驱动晶体管的所述数据电压；驱动晶体管，其控制极连接至所述第二存储电容的第二端，并且用于根据所述第二存储电容的第二端耦合的电压，生成驱动电流；阈值补偿晶体管，用于响应第N行扫描信号，对所述驱动晶体管的阈值电压进行补偿；参考晶体管，用于响应第N+1行扫描信号而传送参考电压至第二存储电容的第一端；所述像素驱动子电路还包括：第一复位晶体管，用于响应复位信号，通过初始化电压对存储在所述第二存储电容的第二端的电位进行重置；第二复位晶体管，用于响应复位信号，通过电源电压对存储在所述第二存储电容的第一端的电位进行重置；发光控制晶体管，用于响应发光控制信号，控制驱动晶体管输出的驱动电流传输至发光器件；其中，所述发光控制晶体管复用为所述信号调节子电路，并且其中，
    所述驱动方法包括复位阶段、数据写入和阈值补偿阶段、第一发光控制阶段、第一发光阶段和重复阶段，其中：
    在复位阶段，在复位信号的控制下，使第一复位晶体管和第二复位晶体管导通，以对所述第二存储电容进行放电；
    在数据写入和阈值补偿阶段，第N行扫描线输出工作电平信号，开关晶体管、驱动晶体管和阈值补偿晶体管均导通，数据线将数据电压写入驱动晶体管，以完成数据写入和驱动晶体管的阈值补偿；
    在第一发光控制阶段，第N+1行扫描线输入工作电平信号，参考晶体管导通，参考电压端写入参考电压，使得第二存储电容的第一端电位变为参考电压；同时，发光时间控制端输出工作电平信号，第一晶体管导通，与此同时，时间调制信号端输出相应的电平信号，通过第一晶体管对第一存储电容进行充电，并控制第二晶体管导通或者关断；
    在第一发光阶段，发光控制线输入工作电平信号，发光控制晶体管导通，第二晶体管保持第一发光控制阶段的状态，以控制 发光器件是否发光；
    在重复阶段，按照第一发光控制阶段和第一发光阶段的驱动方法，控制像素电路完成预设数量的发光控制阶段和发光阶段，以实现发光器件的相应灰阶显示。
  13. 一种显示装置，其中，包括权利要求1-8中任一项所述的像素电路。
PCT/CN2020/077113 2019-04-26 2020-02-28 像素电路及其驱动方法、显示装置 WO2020215892A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910345648.5 2019-04-26
CN201910345648.5A CN109920371B (zh) 2019-04-26 2019-04-26 像素电路及其驱动方法、显示装置

Publications (1)

Publication Number Publication Date
WO2020215892A1 true WO2020215892A1 (zh) 2020-10-29

Family

ID=66978670

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/077113 WO2020215892A1 (zh) 2019-04-26 2020-02-28 像素电路及其驱动方法、显示装置

Country Status (2)

Country Link
CN (1) CN109920371B (zh)
WO (1) WO2020215892A1 (zh)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112259041B (zh) 2019-07-04 2022-09-09 京东方科技集团股份有限公司 像素电路及其驱动方法、显示装置
TWI722479B (zh) * 2019-07-05 2021-03-21 友達光電股份有限公司 畫素電路與畫素驅動方法
CN112309334B (zh) * 2019-08-01 2022-03-01 北京小米移动软件有限公司 像素驱动电路和方法，显示装置
JP7481272B2 (ja) 2019-08-14 2024-05-10 京東方科技集團股▲ふん▼有限公司 画素回路及びその駆動方法、アレイ基板及び表示装置
WO2021042271A1 (zh) * 2019-09-03 2021-03-11 京东方科技集团股份有限公司 像素驱动电路、像素驱动方法、显示面板及显示装置
CN112820236B (zh) * 2019-10-30 2022-04-12 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板、显示装置
CN112767883A (zh) * 2019-11-01 2021-05-07 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示装置
CN112767874B (zh) 2019-11-01 2022-05-27 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板
CN112767873B (zh) 2019-11-01 2022-03-22 京东方科技集团股份有限公司 一种像素驱动电路及其驱动方法、显示面板、显示装置
CN113077751B (zh) 2020-01-03 2022-08-09 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板
CN111179864B (zh) * 2020-01-16 2023-04-21 Oppo广东移动通信有限公司 像素驱动电路及其驱动方法、显示装置、电子设备
CN111261098B (zh) * 2020-03-17 2021-11-12 京东方科技集团股份有限公司 像素驱动电路及驱动方法、显示装置
CN111223443B (zh) 2020-03-17 2021-02-09 京东方科技集团股份有限公司 像素电路及其驱动方法、显示基板、显示装置
CN113436570B (zh) 2020-03-23 2022-11-18 京东方科技集团股份有限公司 一种像素电路及其驱动方法、显示基板和显示装置
CN111462679A (zh) * 2020-04-16 2020-07-28 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板
CN111477163B (zh) * 2020-04-21 2021-09-28 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示面板
CN113724640B (zh) * 2020-05-26 2023-01-06 京东方科技集团股份有限公司 一种像素驱动电路、其驱动方法、显示面板及显示装置
CN113781951B (zh) * 2020-06-09 2022-10-04 京东方科技集团股份有限公司 一种显示面板及驱动方法
CN111785201B (zh) * 2020-07-02 2021-09-24 深圳市华星光电半导体显示技术有限公司 一种像素驱动电路及其驱动方法、显示面板以及显示装置
CN111883047A (zh) * 2020-07-17 2020-11-03 南京中电熊猫液晶显示科技有限公司 一种Micro LED显示装置的像素驱动电路及其驱动方法
CN114255691B (zh) * 2020-09-24 2023-06-09 京东方科技集团股份有限公司 一种像素电路及其驱动方法、以及显示装置
CN114766048B (zh) * 2020-11-03 2023-08-11 京东方科技集团股份有限公司 像素电路及驱动方法、显示面板、显示装置
CN114792510B (zh) * 2021-01-26 2023-10-31 京东方科技集团股份有限公司 驱动电路、驱动控制方法和显示面板
WO2022204985A1 (zh) * 2021-03-30 2022-10-06 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示装置
CN113487992B (zh) * 2021-07-23 2023-12-05 京东方科技集团股份有限公司 像素电路、发光芯片、显示基板及显示装置
CN113707077B (zh) * 2021-08-25 2023-01-20 京东方科技集团股份有限公司 一种像素驱动电路及其驱动方法、显示基板
CN113724653B (zh) * 2021-08-30 2023-04-18 京东方科技集团股份有限公司 显示调节电路、方法及显示装置
CN118140262A (zh) * 2022-09-01 2024-06-04 京东方科技集团股份有限公司 像素电路、像素驱动电路和显示装置
CN115602108B (zh) * 2022-11-28 2023-03-24 惠科股份有限公司 像素驱动电路和显示面板
CN116246580A (zh) * 2023-03-29 2023-06-09 京东方科技集团股份有限公司 像素驱动电路及其驱动方法、显示基板、显示装置
WO2024216551A1 (zh) * 2023-04-19 2024-10-24 京东方科技集团股份有限公司 显示基板及其制备方法、显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103051315A (zh) * 2011-10-17 2013-04-17 株式会社日本显示器东 闩锁电路和显示装置
US20150061537A1 (en) * 2013-08-29 2015-03-05 Samsung Display Co., Ltd. Optoelectronic device
CN104658484A (zh) * 2015-03-18 2015-05-27 上海和辉光电有限公司 显示装置、像素驱动电路及其驱动方法
CN104715723A (zh) * 2015-03-19 2015-06-17 北京大学深圳研究生院 显示装置及其像素电路和驱动方法
CN106991964A (zh) * 2017-04-14 2017-07-28 京东方科技集团股份有限公司 像素电路及其驱动方法、显示装置
CN107358917A (zh) * 2017-08-21 2017-11-17 上海天马微电子有限公司 一种像素电路、其驱动方法、显示面板及显示装置
CN109584808A (zh) * 2018-12-11 2019-04-05 武汉华星光电半导体显示技术有限公司 像素驱动电路、显示装置及驱动方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471515A (en) * 1994-01-28 1995-11-28 California Institute Of Technology Active pixel sensor with intra-pixel charge transfer
JP4501785B2 (ja) * 2004-09-30 2010-07-14 セイコーエプソン株式会社 画素回路及び電子機器
CN105405397A (zh) * 2015-10-14 2016-03-16 上海天马有机发光显示技术有限公司 一种像素电路及其驱动方法、一种有机发光显示装置
CN107316606B (zh) * 2017-07-31 2019-06-28 上海天马有机发光显示技术有限公司 一种像素电路、其驱动方法显示面板及显示装置
CN109509427A (zh) * 2017-09-15 2019-03-22 京东方科技集团股份有限公司 像素电路及其驱动方法、显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103051315A (zh) * 2011-10-17 2013-04-17 株式会社日本显示器东 闩锁电路和显示装置
US20150061537A1 (en) * 2013-08-29 2015-03-05 Samsung Display Co., Ltd. Optoelectronic device
CN104658484A (zh) * 2015-03-18 2015-05-27 上海和辉光电有限公司 显示装置、像素驱动电路及其驱动方法
CN104715723A (zh) * 2015-03-19 2015-06-17 北京大学深圳研究生院 显示装置及其像素电路和驱动方法
CN106991964A (zh) * 2017-04-14 2017-07-28 京东方科技集团股份有限公司 像素电路及其驱动方法、显示装置
CN107358917A (zh) * 2017-08-21 2017-11-17 上海天马微电子有限公司 一种像素电路、其驱动方法、显示面板及显示装置
CN109584808A (zh) * 2018-12-11 2019-04-05 武汉华星光电半导体显示技术有限公司 像素驱动电路、显示装置及驱动方法

Also Published As

Publication number Publication date
CN109920371A (zh) 2019-06-21
CN109920371B (zh) 2021-01-29

Similar Documents

Publication Publication Date Title
WO2020215892A1 (zh) 像素电路及其驱动方法、显示装置
CN113838421B (zh) 像素电路及其驱动方法、显示面板
US11881164B2 (en) Pixel circuit and driving method thereof, and display panel
KR102482335B1 (ko) 표시 장치 및 이를 이용한 표시 패널의 구동 방법
US10032412B2 (en) Organic light emitting diode pixel driving circuit, display panel and display device
US10978002B2 (en) Pixel circuit and driving method thereof, and display panel
US11315475B2 (en) Pixel driving circuit, driving method thereof, and display device
US10269297B2 (en) Pixel circuit and driving method thereof, and display panel
WO2019233120A1 (zh) 像素电路及其驱动方法、显示面板
KR102527847B1 (ko) 표시 장치
US20210358405A1 (en) Pixel circuit, driving method thereof and display device
CN109872692B (zh) 像素电路及其驱动方法、显示装置
US8654158B2 (en) Pixel circuit relating to organic light emitting diode and display using the same and driving method thereof
CN110021264A (zh) 像素电路及其驱动方法、显示面板
KR102741363B1 (ko) 표시 장치 및 이를 이용한 표시 패널의 구동 방법
CN115691422A (zh) 像素电路及其驱动方法、显示面板
WO2020233491A1 (zh) 像素电路及其驱动方法、阵列基板及显示装置
CN102549646A (zh) 显示装置及其驱动方法
KR20200037034A (ko) 유기 발광 표시 장치의 화소 및 이를 포함하는 유기 발광 표시 장치
KR20180085121A (ko) 화소 및 이를 이용한 유기전계발광 표시장치
GB2620507A (en) Pixel circuit and driving method therefor and display panel
KR101984959B1 (ko) 디밍 동작 제어 방법 및 이를 수행하는 유기 전계 발광 표시 장치
KR102171466B1 (ko) 유기발광다이오드 표시장치 및 그의 구동방법
US20210366385A1 (en) Pixel circuit and method for driving pixel circuit, display panel and electronic device
KR102684601B1 (ko) 표시장치 및 이의 구동방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20794672

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20794672

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 20794672

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 07.06.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 20794672

Country of ref document: EP

Kind code of ref document: A1