WO2020184705A1 - Method for manufacturing back contact-type solar cell - Google Patents

Method for manufacturing back contact-type solar cell Download PDF

Info

Publication number
WO2020184705A1
WO2020184705A1 PCT/JP2020/011062 JP2020011062W WO2020184705A1 WO 2020184705 A1 WO2020184705 A1 WO 2020184705A1 JP 2020011062 W JP2020011062 W JP 2020011062W WO 2020184705 A1 WO2020184705 A1 WO 2020184705A1
Authority
WO
WIPO (PCT)
Prior art keywords
silicon substrate
crystalline silicon
layer
electrode
aluminum
Prior art date
Application number
PCT/JP2020/011062
Other languages
French (fr)
Japanese (ja)
Inventor
紹太 鈴木
マルワン ダムリン
山口 昇
英夫 鈴木
Original Assignee
東洋アルミニウム株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東洋アルミニウム株式会社 filed Critical 東洋アルミニウム株式会社
Priority to CN202080020891.0A priority Critical patent/CN113597682A/en
Publication of WO2020184705A1 publication Critical patent/WO2020184705A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a method for manufacturing a back contact type solar cell.
  • an electrode on the light receiving surface (main surface) side of the solar cell and an electrode on the back surface side are provided.
  • the amount of incident sunlight is reduced by the area of the electrode because the electrode reflects and absorbs sunlight.
  • the back contact type solar cell not only the wiring resistance can be reduced and the power loss can be reduced by consolidating the wiring on the back surface side, but also it is not necessary to provide an electrode on the light receiving surface. It is possible to widen and take in a lot of light.
  • a concave-convex shape is formed on the surface of the light receiving surface of the crystalline silicon substrate by texture etching or a release resin, a dielectric layer is formed so as to be in contact with the entire surface of the crystalline silicon substrate, and an insulating layer is further formed.
  • a solar cell in which the short circuit between the p electrode and the n electrode is reduced by repeating patterning and etching in order to form an n + layer and a p + layer on the back surface of the crystalline silicon substrate is disclosed. (For example, Patent Document 1).
  • Patent Document 1 it is necessary to repeat patterning and etching in order to form the n + layer and the p + layer, which increases the number of manufacturing steps. In addition, there is a high risk that the adhesive due to printing, curing, and peeling of the peeling resin remains, and it takes time to clean the residue. Further, a thin-film deposition method or a sputtering method is used to form the n + layer and the p + layer, and such a method also requires a long processing time.
  • an object of the present invention is to provide a method for manufacturing a back contact type solar cell, which can be carried out with a smaller number of steps than the conventional manufacturing method.
  • the present inventors have reduced the number of steps as compared with the conventional manufacturing method according to the manufacturing method having a specific step using the ion implantation method using a mechanical hard mask. It was found that a back contact type solar cell can be manufactured in Japan. The present inventors have further studied based on such findings and have completed the present invention.
  • the present invention relates to the following method for manufacturing a back contact type solar cell.
  • 1. A method for manufacturing back-contact solar cells.
  • Step (A) of partially forming an n + layer on the back surface of a crystalline silicon substrate by an ion implantation method using a mechanical hard mask and activation annealing.
  • a method for manufacturing a back-contact type solar cell which comprises the following in order. 2.
  • Item 2. The production method according to Item 1, wherein the step (C) and the step (C') are in no particular order. 3.
  • Item 2 The production method according to Item 2, wherein a copper electrode or an aluminum alloy electrode is formed in place of the silver electrode in the step (C'). 4.
  • the aluminum electrode is formed by firing a coating film of an aluminum paste containing 2 to 20 parts by mass of an organic vehicle and 0.15 to 15 parts by mass of a glass frit with respect to 100 parts by mass of aluminum powder at 650 to 900 ° C. , The production method according to any one of the above items 1 to 3. 5.
  • Item 2 The manufacturing method according to Item 2, wherein the aluminum electrodes and the silver electrodes are formed so as to be alternately arranged on the back surface side of the crystalline silicon substrate.
  • the manufacturing method of the back contact type solar cell of the present invention it is not necessary to repeat patterning and etching in order to form the n + layer and the p + layer, and the back contact type solar cell can be backed up with a smaller number of steps than the conventional manufacturing method. It is possible to manufacture contact type solar cells. Therefore, there is a great advantage in terms of manufacturing cost of the back contact type solar cell.
  • the n + layer on the back surface of the crystalline silicon substrate by the ion implantation method using a mechanical hard mask and activation annealing, the effect that leakage current (power loss) can be suppressed as compared with the conventional manufacturing method. Can also be obtained.
  • the method for manufacturing a back contact type solar cell of the present invention is Step (A) of partially forming an n + layer on the back surface of a crystalline silicon substrate by an ion implantation method using a mechanical hard mask and activation annealing.
  • steps (B) obtained in the step (A) for forming a passivation film on both surfaces of the crystalline silicon substrate having the n + layer, and the passivation film formed on the back surface side of the crystalline silicon substrate are characterized by having.
  • the method for producing a back-contact type solar cell of the present invention having the above characteristics, it is not necessary to repeat patterning and etching in order to form the n + layer and the p + layer, which is less than that of the conventional manufacturing method.
  • Back contact type solar cells can be manufactured by the number of processes. Therefore, there is a great advantage in terms of manufacturing cost of the back contact type solar cell.
  • the effect that leakage current (power loss) can be suppressed as compared with the conventional manufacturing method. Can also be obtained.
  • the n + layer 20 is partially formed on the back surface of the crystalline silicon substrate 10 (FIG. 1 (a)) by an ion implantation method using a mechanical hard mask and activation annealing (FIG. 1 (b)). ).
  • FIG. 1 (b) 30 is a portion that does not form an n + layer.
  • a known crystalline silicon substrate used for a back contact type solar cell can be widely adopted, and there is no particular limitation. Further, either an n-type silicon semiconductor substrate or a p-type silicon semiconductor substrate may be used, and can be appropriately selected depending on the desired use and specifications of the solar cell.
  • one side of the crystalline silicon substrate is referred to as a main surface (light receiving surface when used as a cell), and the other surface is referred to as a back surface.
  • the crystalline silicon substrate may be wet-etched with an alkaline solution or the like in advance for the purpose of removing the damaged layer on the cut surface and forming a texture.
  • the thickness of the crystalline silicon substrate is not particularly limited, but can be, for example, 100 to 250 ⁇ m, preferably 150 to 200 ⁇ m.
  • a known technique can be used for the ion implantation method for forming the n + layer.
  • an ion implantation method using a mechanical hard mask is particularly used.
  • the mechanical hard mask is used to partially provide the n + layer on the back surface of the crystalline silicon substrate.
  • Examples of the mechanical hard mask include a mechanical hard mask in which openings having a width of 700 ⁇ m and closed portions having a width of 300 ⁇ m are alternately arranged. In this case, as shown in FIG. 1B, for example, a mechanical hard mask having a width of 700 ⁇ m.
  • the n + layers 20 are formed in a pattern with an interval of 30 of 300 ⁇ m.
  • a known mechanical hard mask can be used, and examples of the material include carbon-based, silicon-based, copper-based, and quartz-based.
  • a technique of using PH 3 (phosphine) as a raw material to generate plasma, ionize it, and then irradiate it as an ion beam onto a crystalline silicon substrate can be used.
  • a mechanical hard mask is used to separate the part to be irradiated with the ion beam and the part not to be irradiated with the ion beam.
  • a known mass-separation type ion implantation device or non-mass separation type ion implantation device can be used as the ion implantation method.
  • FIG. 5 shows a schematic view of a non-mass separation type ion implanter. The outline is as follows.
  • the ion implantation apparatus 1000 shown in FIG. 5 includes a vacuum chamber 1001 (lower vacuum chamber), a vacuum chamber 1002 (upper vacuum chamber), an insulating member 1003, a stage 1004, and a gas supply source 1005.
  • the ion implantation device 1000 further includes an RF introduction coil 1100, a permanent magnet 1101, an RF introduction window (quartz window) 1102, an electrode 1200, an electrode 1201, a DC power supply 1300, and an AC power supply 1301.
  • the vacuum tank 1002 has a smaller diameter than the vacuum tank 1001 and is provided on the vacuum tank 1001 via an insulating member 1003.
  • the vacuum chamber 1001 and the vacuum chamber 1002 can be maintained in a reduced pressure state by a vacuum exhaust means such as a turbo molecular pump.
  • the stage 1004 is provided in the vacuum chamber 1001.
  • the stage 1004 can support the substrate S1.
  • a heating mechanism for heating the substrate S1 may be provided in the stage 1004.
  • the substrate S1 is a crystalline silicon substrate used in the manufacturing method of the present invention.
  • a gas for ion implantation is introduced into the vacuum chamber 1002 by the gas supply source 1005.
  • the RF introduction coil 1100 is arranged on the RF introduction window 1102 so as to surround the permanent magnet 1101.
  • the shape of the permanent magnet 1101 is ring-shaped.
  • the shape of the RF introduction coil 1100 is a coil shape.
  • the diameter of the RF introduction coil 1100 can be appropriately set according to the size of the substrate S1.
  • the electrode 1200 is an electrode having a plurality of openings (for example, a mesh electrode) and is supported by the insulating member 1003.
  • the potential of the electrode 1200 is a floating potential. As a result, stable plasma 1010 is generated in the space surrounded by the vacuum chamber 1002 and the electrode 1200.
  • another electrode 1201 having a plurality of openings is arranged under the electrode 1200.
  • the electrode 1201 faces the substrate S1.
  • a DC power supply 1300 is connected between the electrode 1201 and the RF introduction coil 1100, and a negative potential (acceleration voltage) is applied to the electrode 1201.
  • a negative potential acceleration voltage
  • the extracted positive ions can pass through the mesh-shaped electrodes 1200 and 1201 and reach the substrate S1.
  • the accelerating voltage of positive ions can be set in the range of 1 kV or more and 30 kV or less, for example.
  • a bias power supply capable of adjusting the acceleration voltage may be connected to the stage 1004.
  • a gas containing an impurity element (n-type impurity element) to be injected into the substrate S1 is introduced into the vacuum chamber 1002.
  • Plasma 1010 is formed in the vacuum chamber 1002 by this gas, and n-type impurity ions in the plasma 1010 are injected into the substrate S1.
  • the n-type impurity ion is, for example, at least one such as P, PX + , PX 2+ , and PX 3+ .
  • "X" is either hydrogen or halogen (F, Cl).
  • the means for forming the plasma 1010 is not limited to the ICP method, but may be an electron Cyclotron resonance plasma method, a helicon wave plasma method, or the like. Further, when the n-type impurity ion is implanted into the substrate S1, even if a gas containing hydrogen (for example, PH 3 , BH 2, etc.) is added to the ion implantation gas from the viewpoint of repairing the lattice defects of the substrate S1. Good.
  • a gas containing hydrogen for example, PH 3 , BH 2, etc.
  • the conditions for activation annealing are not limited, but the temperature is preferably 600 to 1000 ° C, more preferably 700 to 900 ° C.
  • the atmosphere during annealing preferably has a step of setting the oxygen concentration to 1 to 100%, and more preferably 5 to 50%.
  • the thickness of the n + layer is not particularly limited, but is preferably 0.1 to 2 ⁇ m, and more preferably 0.3 to 1 ⁇ m.
  • the passivation film 40 is formed on both surfaces (main surface and back surface) of the crystalline silicon substrate having the n + layer obtained in the step (A) (FIG. 1 (c)). That is, for the portion 20 forming the n + layer in the step (A) a passivation film is formed on the n + layer, the existent parts 30 of the n + layer forms a passivation film on the crystalline silicon substrate.
  • the passivation film is not particularly limited as long as it has a passivation effect due to a fixed charge in the solar cell of the present invention.
  • one or more selected from the group consisting of a silicon nitride film, a silicon oxide film, an aluminum oxide film, an amorphous silicon film, and a microcrystalline silicon film can be exemplified. These films may be a single layer having only one layer, or a plurality of various layers may be laminated.
  • the method for forming the passivation film is not particularly limited, and for example, various chemical vapor deposition methods or sputtering methods such as a plasma CVD method, a normal pressure CVD method for semiconductors, and an ALD method (atomic layer deposition method) can be exemplified. it can. More specifically, a method of forming a passivation film made of aluminum oxide by the ALD method using trimethylaluminum as a raw material can be mentioned.
  • the thickness of the passivation film is not particularly limited, but is preferably 10 to 200 nm, more preferably 15 to 50 nm, from the viewpoint of the passivation effect and the workability of the passivation film removing step described later. It is preferable that the surface of the passivation film is further provided with an antireflection film, and the antireflection film can be obtained by forming a silicon nitride film on the surface of the passivation film in an atmosphere of silane gas and ammonia gas, for example, by a plasma CVD method. Be done.
  • step (C) a part or all of the region directly covering the crystalline silicon substrate in the passivation film formed on the back surface side of the crystalline silicon substrate is removed (FIG. 1 (d)) and exposed.
  • One or more aluminum electrodes 60B are formed on the crystalline silicon substrate 50 (FIG. 1 (f)).
  • the passivation film is removed at a plurality of locations, it is preferable to provide one aluminum electrode for each exposed portion of the crystalline silicon substrate.
  • the portion from which the passivation film is removed may be a part or the entire region of the passivation film formed on the back surface side of the crystalline silicon substrate, which directly covers the crystalline silicon substrate.
  • the method for removing the passivation film is not particularly limited, and examples thereof include an etching paste and a method of irradiating a laser beam.
  • FIG. 1 (d) As a method for forming the aluminum electrode 60B on the exposed crystalline silicon substrate 50 (FIG. 1 (d)) from which the passivation film has been removed, a known method can be widely adopted, and there is no particular limitation. Specifically, a method of applying aluminum paste 60A to the exposed crystalline silicon substrate 50 by an appropriate method such as coating and firing can be exemplified (FIG. 1 (e) shows a state before firing, and FIG. 1 shows. (F) shows the state after firing.). By such a method, an aluminum-silicon alloy layer 60C and a BSF layer 60D are formed on the crystalline silicon substrate 10 (FIG. 1 (f)). In FIG. 1 (f), the aluminum paste is fired to form an aluminum-silicon alloy layer and a BSF layer on a crystalline silicon substrate, forming an aluminum electrode 60B.
  • the firing temperature of the aluminum paste is not particularly limited, but is preferably 650 to 900 ° C., for example.
  • the composition of the aluminum paste is not particularly limited, but for example, it is a paste containing 2 to 20 parts by mass of an organic vehicle containing a resin or an organic solvent and 0.15 to 15 parts by mass of a glass frit with respect to 100 parts by mass of aluminum powder. Is preferable.
  • the aluminum powder may be high-purity aluminum, but may be an aluminum alloy, and an aluminum silicon alloy and an aluminum silicon magnesium alloy are preferably used.
  • the shape and size of the aluminum electrode are preferably 40 ⁇ m to 200 ⁇ m in width because it is necessary to cover the exposed crystalline silicon substrate, and the higher the electrode height is, the better in order to lower the resistance value of the electrode.
  • the step (C') is one of the regions of the passivation film formed on the back surface side of the crystalline silicon substrate after the step (B) in which the crystalline silicon substrate is covered with the n + layer. It is a step of removing a portion and forming one or more silver electrodes 70B on the exposed n + layer (FIG. 1 (f)), and the steps (C) and (C') are in no particular order. ..
  • the passivation film is removed at a plurality of locations, it is preferable to provide one silver electrode for each exposed portion of the n + layer.
  • either the step (C) or the step (C') may be carried out first.
  • the method for removing the passivation film is not particularly limited.
  • a paste (so-called fire-through type silver paste) to which a component for removing the passivation film is added is applied to silver paste 70A and baked in the range of 550 to 900 ° C.
  • a method of forming a silver electrode while removing the passivation film directly under the paste (method of FIG. 1 (e) ⁇ FIG. 1 (f)), a method of applying an etching paste, a method of irradiating a laser beam, etc. are mentioned. Can be done.
  • silver paste 70A is applied to the surface of the passivation film and then fired in the range of 550 to 900 ° C.
  • the silver electrode 70B can be formed on the exposed n + layer while removing the passivation film immediately under the coating.
  • the composition of the silver paste is not particularly limited, but for example, 100 parts by mass of silver powder, 0.1 to 10 parts by mass of glass frit, and 3 to 15 parts by mass of an organic vehicle containing a resin and / or an organic solvent. It is preferable that the paste contains a portion.
  • the silver powder may be in the form of flakes, but may be spherical powder, and spherical powder is preferably used.
  • the silver electrode is formed in this step, instead of the silver electrode, a copper electrode or an aluminum alloy electrode (unlike the aluminum electrode formed in the step (C)), "aluminum electrode” and “aluminum” are used in the present specification.
  • the term “alloy electrode” is distinguished.) May be formed. As described above, in the present invention, a wide range of techniques known in the technical field of solar cells can be applied.
  • the shape and size of the silver electrode it is preferable to print a straight line of 50 to 130 ⁇ m so that the aluminum electrode and the comb teeth are arranged.
  • Example 1 A crystalline silicon substrate made of p-type single crystal silicon was prepared (FIG. 1 (a)) (substrate: 6 inches, thickness 200 ⁇ m). The surface of the crystalline silicon substrate was wet-etched with potassium hydroxide for the purpose of removing the damaged layer on the cut surface of the crystalline silicon substrate and forming a texture.
  • the areas are alternated.
  • a passivation film made of aluminum oxide is formed to about 15 to 50 nm by the plasma CVD method, and then a silicon nitride film is formed on the entire crystalline silicon substrate (main surface and back surface) by using silane gas and ammonia gas as an antireflection film by the plasma CVD method. ) (FIG. 1 (c). However, the antireflection film is not shown).
  • the aluminum paste was applied linearly with a thickness of 20 ⁇ m and a width of 70 ⁇ m to the p + layer forming opening using a screen printing machine so as to fill the opening, and the crystalline silicon substrate coated with the aluminum paste was applied. It was dried at 100 ° C. for 10 minutes (FIG. 1 (e)).
  • a known silver paste is printed with a printing width of 50 ⁇ m so that the distance from the center to the center in the width direction of the silver electrode is 1000 ⁇ m so as to correspond with the aluminum electrode and the comb teeth. It was printed and dried at 100 ° C. for 10 minutes (FIG. 1 (e)). Next, firing was performed in a belt furnace at a peak temperature of 900 ° C. (FIG. 1 (f)). By this firing, an aluminum electrode (including a p + layer) is formed, and a silver electrode is formed on the surface of the n + layer.
  • Example 1 Since the process of Example 1 is simple, the number of processes required in Comparative Example 1 can be significantly reduced, and a significant reduction in manufacturing cost can be achieved. Moreover, since the p + layer and the n + layer are not in contact with each other, the leakage current between the p + layer and the n + layer is significantly reduced. The time required to manufacture the back-contact type solar cell was 230 minutes.
  • Comparative Example 1 Similar to the prior art, the surface of the light receiving surface of the crystalline silicon substrate was texture-etched to form an uneven shape, a dielectric layer was formed so as to be in contact with the entire surface of the crystalline silicon substrate, and an insulating layer was further formed. At the same time, a back contact type solar cell was obtained by repeating patterning and etching in order to form an n + layer and a p + layer on the back surface of the crystalline silicon substrate. The specific procedure will be described in detail below.
  • a crystalline silicon substrate made of n-type single crystal silicon was prepared (substrate: 6 inches, thickness 200 ⁇ m).
  • the front and back surfaces of the prepared crystalline silicon substrate were wet-etched with a mixed solution of hydrofluoric acid and nitric acid for the purpose of removing the damaged layer on the cut surface of the prepared crystalline silicon substrate.
  • an emitter layer and a BSF layer were formed on the back surface side of the crystalline silicon substrate.
  • a pattern was formed so that the desired diffusion region was formed in a band shape in which the n-type diffusion region and the p-type diffusion region were alternately formed.
  • the width (A) of the n-type diffusion region is 2500 ⁇ m
  • the width (B) of the p-type diffusion region is 1000 ⁇ m
  • the space (C) between the n-type diffusion region and the p-type diffusion region is 250 ⁇ m, at the edge of the substrate.
  • the space (D) between the edge of the nearest diffusion layer and the edge of the substrate was 1000 ⁇ m.
  • heat treatment was performed at 900 to 1000 ° C. by vapor phase diffusion using BBr 3 to form a p-type diffusion region.
  • the glass component attached to the crystalline silicon substrate was cleaned and removed by glass etching or the like.
  • a passivation film made of silicon oxide was formed at about 15 to 50 nm by the plasma CVD method, and then a silicon nitride film was formed on the back surface of the crystalline silicon substrate by the plasma CVD method using silane gas and ammonia gas as an antireflection film. Then, the p-type diffusion region formed on the front side of the crystalline silicon substrate was removed by immersing it in a mixed solution of hydrofluoric acid and nitric acid.
  • an oxide film was formed on the back surface in addition to the desired n-type diffusion region by the same treatment.
  • An n-type diffusion region was formed on the back surface by performing a heat treatment at 900 to 1000 ° C. by vapor phase diffusion using POCl 3 . Further, for the purpose of removing the oxide film on the surface of the crystalline silicon substrate and forming a texture, the surface of the silicon substrate was wet-etched with an alkaline solution (potassium hydroxide).
  • heat treatment was performed at 900 to 1000 ° C. by vapor phase diffusion using POCl 3 to form an n-type diffusion region on the surface.
  • the glass components attached to the crystalline silicon substrate were similarly cleaned by glass etching. Then, a silicon nitride film was formed on the entire front and back surfaces of the crystalline silicon substrate by using silane gas and ammonia gas as the antireflection film by the plasma CVD method.
  • the SiNx contact portion on the back surface of the crystalline silicon substrate was patterned, and the aluminum electrode was formed by aluminum vapor deposition.
  • Ni, Cu, and Ag plating were performed so that they could be contacted with aluminum, and annealing treatment was performed.
  • the time required was 480 minutes due to the complicated process.
  • Crystallized silicon substrate 20 n + layer 30 Exposed part of crystalline silicon substrate (part where n + layer is not formed) 40 Passivation film 50 Exposed part of crystalline silicon substrate (part where the passivation film is removed) 60A Aluminum paste for forming aluminum electrode 60B Aluminum electrode 60C Aluminum-silicon alloy layer 60D BSF layer 70A Silver paste for forming silver electrode 70B Silver electrode 70 Aluminum electrode 72 Silver electrode 74 Silver electrode for aluminum bonding An type Width of diffusion region B Width of p-type diffusion region Space between Cn-type diffusion region and p-type diffusion region D Space between the end of the diffusion layer closest to the edge of the substrate and the edge of the substrate 1000 Ion injection device 1001, 1002 Vacuum chamber 1003 Insulation Member 1004 Stage 1005 Gas supply source 1010 Plasma 1100 RF introduction coil 1101 Permanent magnet 1102 RF introduction window 1200, 1201 Electrode 1300 DC power supply 1301 AC power supply S1 substrate

Abstract

The present invention provides a method for manufacturing a back contact-type solar cell that can be carried out with a smaller number of processes than in conventional manufacturing methods. The present invention is a method for manufacturing a back contact-type solar cell, wherein the method has, in sequence: a step (A) for partially forming a n+ layer (20) by ion injection and activation annealing using a mechanical hard mask on the reverse surface of a crystalline silicon substrate (10); a step (B) for forming a passivation film (40) on both surfaces of the crystalline silicon substrate (10) having the n+ layer (20) obtained in step (A); and a step (C) for removing a part or all of the region, of the passivation film (40) formed on the reverse surface side of the crystalline silicon substrate (10), that directly covers the crystalline silicon substrate (10), and forming one or more aluminum electrodes (60B) on the exposed crystalline silicon substrate (50).

Description

バックコンタクト型太陽電池セルの製造方法Manufacturing method of back contact type solar cell
 本発明は、バックコンタクト型太陽電池セルの製造方法に関する。 The present invention relates to a method for manufacturing a back contact type solar cell.
 近年、高変換効率の結晶系太陽電池として、バックコンタクト型太陽電池(IBC:Interdigitated Back Contact)と呼ばれる、結晶シリコン基板の裏面にn拡散層とp拡散層とを設け、その表面上に裏面電極を形成した構造のセルの開発が盛んに行われている。 In recent years, as a crystalline solar cell with high conversion efficiency, an n + diffusion layer and a p + diffusion layer are provided on the back surface of a crystalline silicon substrate called a back contact type solar cell (IBC: Interdigitated Back Contact), and the surface thereof is covered. The development of cells having a structure in which a back surface electrode is formed is being actively carried out.
 通常のシリコン太陽電池構造では、太陽電池受光面(主面)側の電極と裏面側の電極とが設けられる。このように、受光面(主面)側に電極を形成する場合、電極における太陽光の反射及び吸収があることから、電極の面積分だけ入射する太陽光の量が減少してしまう。一方、バックコンタクト型太陽電池においては、裏面側に配線を集約することにより配線抵抗が低減され、電力ロスを減らすことができるばかりではなく、受光面に電極を設ける必要がないことから、受光面を広くし、多くの光を取り込むことが可能である。 In a normal silicon solar cell structure, an electrode on the light receiving surface (main surface) side of the solar cell and an electrode on the back surface side are provided. In this way, when the electrode is formed on the light receiving surface (main surface) side, the amount of incident sunlight is reduced by the area of the electrode because the electrode reflects and absorbs sunlight. On the other hand, in the back contact type solar cell, not only the wiring resistance can be reduced and the power loss can be reduced by consolidating the wiring on the back surface side, but also it is not necessary to provide an electrode on the light receiving surface. It is possible to widen and take in a lot of light.
 こうしたバックコンタクト型太陽電池において、結晶シリコン基板の受光面の表面にテクスチャエッチングや剥離樹脂により凹凸形状を形成し、結晶シリコン基板の全面に接するように誘電体層を形成し、更に絶縁層を形成し、併せて結晶シリコン基板の裏面にn層とp層とを形成するためにパターニングとエッチングとを繰り返すことにより、p電極とn電極間の短絡が低減された太陽電池が開示されている(例えば特許文献1)。 In such a back contact type solar cell, a concave-convex shape is formed on the surface of the light receiving surface of the crystalline silicon substrate by texture etching or a release resin, a dielectric layer is formed so as to be in contact with the entire surface of the crystalline silicon substrate, and an insulating layer is further formed. At the same time, a solar cell in which the short circuit between the p electrode and the n electrode is reduced by repeating patterning and etching in order to form an n + layer and a p + layer on the back surface of the crystalline silicon substrate is disclosed. (For example, Patent Document 1).
 しかしながら、特許文献1の技術では、n層とp層とを形成するためにパターニングとエッチングとを繰り返す必要があり、製造工程が多くなってしまう。また、剥離樹脂の印刷、硬化及び剥離に起因する粘着剤が残留するリスクが高く、残留物の洗浄処理に時間を要する。更に、n層及びp層の形成には蒸着法又はスパッタ法が用いられるが、かかる方法も長い処理時間を要する。 However, in the technique of Patent Document 1, it is necessary to repeat patterning and etching in order to form the n + layer and the p + layer, which increases the number of manufacturing steps. In addition, there is a high risk that the adhesive due to printing, curing, and peeling of the peeling resin remains, and it takes time to clean the residue. Further, a thin-film deposition method or a sputtering method is used to form the n + layer and the p + layer, and such a method also requires a long processing time.
特開2016-171095号公報Japanese Unexamined Patent Publication No. 2016-171095
 上記のような事情に鑑み、本発明は、従来の製造方法よりも少ない工程数で実施可能な、バックコンタクト型太陽電池セルの製造方法を提供することを目的とする。 In view of the above circumstances, an object of the present invention is to provide a method for manufacturing a back contact type solar cell, which can be carried out with a smaller number of steps than the conventional manufacturing method.
 本発明者らは上記目的を達成すべく鋭意研究を重ねた結果、メカニカルハードマスクを用いたイオン注入法を利用する特定の工程を有する製造方法によれば、従来の製造方法よりも少ない工程数でバックコンタクト型太陽電池セルを製造できることを見出した。本発明者らは、かかる知見に基づき更に研究を重ね、本発明を完成するに至った。 As a result of intensive research to achieve the above object, the present inventors have reduced the number of steps as compared with the conventional manufacturing method according to the manufacturing method having a specific step using the ion implantation method using a mechanical hard mask. It was found that a back contact type solar cell can be manufactured in Japan. The present inventors have further studied based on such findings and have completed the present invention.
 すなわち、本発明は以下のバックコンタクト型太陽電池セルの製造方法に関する。
1.バックコンタクト型太陽電池セルの製造方法であって、
 結晶シリコン基板の裏面にメカニカルハードマスクを用いたイオン注入法及び活性化アニールによりn層を部分的に形成する工程(A)、
 前記工程(A)で得られた、前記n層を有する前記結晶シリコン基板の両面にパッシベーション膜を形成する工程(B)、及び
 前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を直接被覆している領域の一部又は全部を除去し、露出した前記結晶シリコン基板に1つ又は複数のアルミニウム電極を形成する工程(C)、
を順に有することを特徴とする、バックコンタクト型太陽電池セルの製造方法。
2.前記工程(B)の後に、前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を前記n層を介して被覆している領域の一部を除去し、露出した前記n層に1つ又は複数の銀電極を形成する工程(C´)を有し、
 前記工程(C)及び前記工程(C´)は順不同である、上記項1に記載の製造方法。
3.前記工程(C´)において、前記銀電極に代えて銅電極又はアルミニウム合金電極を形成する、上記項2に記載の製造方法。
4.前記アルミニウム電極は、アルミニウム粉末100質量部に対して有機ビヒクル2~20質量部及びガラスフリット0.15~15質量部を含有するアルミニウムペーストの塗膜を650~900℃で焼成することにより形成する、上記項1~3のいずれかに記載の製造方法。
5.前記結晶シリコン基板の裏面側において、前記アルミニウム電極と前記銀電極とが交互に配置されるように形成する、上記項2に記載の製造方法。
That is, the present invention relates to the following method for manufacturing a back contact type solar cell.
1. 1. A method for manufacturing back-contact solar cells.
Step (A) of partially forming an n + layer on the back surface of a crystalline silicon substrate by an ion implantation method using a mechanical hard mask and activation annealing.
Of the steps (B) obtained in the step (A) for forming a passivation film on both surfaces of the crystalline silicon substrate having the n + layer, and the passivation film formed on the back surface side of the crystalline silicon substrate. A step (C) of removing a part or all of the region directly covering the crystalline silicon substrate to form one or more aluminum electrodes on the exposed crystalline silicon substrate.
A method for manufacturing a back-contact type solar cell, which comprises the following in order.
2. 2. After the step (B), a part of the passivation film formed on the back surface side of the crystalline silicon substrate, which covers the crystalline silicon substrate via the n + layer, was removed and exposed. It has a step (C') of forming one or more silver electrodes in the n + layer.
Item 2. The production method according to Item 1, wherein the step (C) and the step (C') are in no particular order.
3. 3. Item 2. The production method according to Item 2, wherein a copper electrode or an aluminum alloy electrode is formed in place of the silver electrode in the step (C').
4. The aluminum electrode is formed by firing a coating film of an aluminum paste containing 2 to 20 parts by mass of an organic vehicle and 0.15 to 15 parts by mass of a glass frit with respect to 100 parts by mass of aluminum powder at 650 to 900 ° C. , The production method according to any one of the above items 1 to 3.
5. Item 2. The manufacturing method according to Item 2, wherein the aluminum electrodes and the silver electrodes are formed so as to be alternately arranged on the back surface side of the crystalline silicon substrate.
 本発明のバックコンタクト型太陽電池セルの製造方法によれば、n層とp層とを形成するためにパターニングとエッチングとを繰り返す必要がなく、従来の製造方法よりも少ない工程数でバックコンタクト型太陽電池セルを製造できる。よって、バックコンタクト型太陽電池セルの製造コストの点で多大な優位性がある。また、メカニカルハードマスクを用いたイオン注入法及び活性化アニールによりによりn層を結晶シリコン基板の裏面に設けることにより、従来の製造方法に比べてリーク電流(電力の損失)を抑制できるという効果も得られる。 According to the manufacturing method of the back contact type solar cell of the present invention, it is not necessary to repeat patterning and etching in order to form the n + layer and the p + layer, and the back contact type solar cell can be backed up with a smaller number of steps than the conventional manufacturing method. It is possible to manufacture contact type solar cells. Therefore, there is a great advantage in terms of manufacturing cost of the back contact type solar cell. In addition, by providing the n + layer on the back surface of the crystalline silicon substrate by the ion implantation method using a mechanical hard mask and activation annealing, the effect that leakage current (power loss) can be suppressed as compared with the conventional manufacturing method. Can also be obtained.
本発明のバックコンタクト型太陽電池セルの製造方法の説明図である。It is explanatory drawing of the manufacturing method of the back contact type solar cell of this invention. 実施例のバックコンタクト型太陽電池セルの概略図である。It is the schematic of the back contact type solar cell of an Example. 実施例のバックコンタクト型太陽電池セルの概略図の拡大図である。It is an enlarged view of the schematic diagram of the back contact type solar cell of an Example. 比較例のバックコンタクト型太陽電池セルにおける層構成の説明図である。It is explanatory drawing of the layer structure in the back contact type solar cell of the comparative example. 本発明のバックコンタクト型太陽電池セルの製造方法に適用されるイオン注入装置の一例を示す概略図である。It is the schematic which shows an example of the ion implantation apparatus applied to the manufacturing method of the back contact type solar cell of this invention.
 本発明のバックコンタクト型太陽電池セルの製造方法は、
 結晶シリコン基板の裏面にメカニカルハードマスクを用いたイオン注入法及び活性化アニールによりn層を部分的に形成する工程(A)、
 前記工程(A)で得られた、前記n層を有する前記結晶シリコン基板の両面にパッシベーション膜を形成する工程(B)、及び
 前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を直接被覆している領域の一部又は全部を除去し、露出した前記結晶シリコン基板に1つ又は複数のアルミニウム電極を形成する工程(C)、
を順に有することを特徴とする。
The method for manufacturing a back contact type solar cell of the present invention is
Step (A) of partially forming an n + layer on the back surface of a crystalline silicon substrate by an ion implantation method using a mechanical hard mask and activation annealing.
Of the steps (B) obtained in the step (A) for forming a passivation film on both surfaces of the crystalline silicon substrate having the n + layer, and the passivation film formed on the back surface side of the crystalline silicon substrate. A step (C) of removing a part or all of the region directly covering the crystalline silicon substrate to form one or more aluminum electrodes on the exposed crystalline silicon substrate.
It is characterized by having.
 上記特徴を有する本発明のバックコンタクト型太陽電池セルの製造方法によれば、n層とp層とを形成するためにパターニングとエッチングとを繰り返す必要がなく、従来の製造方法よりも少ない工程数でバックコンタクト型太陽電池セルを製造できる。よって、バックコンタクト型太陽電池セルの製造コストの点で多大な優位性がある。また、メカニカルハードマスクを用いたイオン注入法及び活性化アニールによりによりn層を結晶シリコン基板の裏面に設けることにより、従来の製造方法に比べてリーク電流(電力の損失)を抑制できるという効果も得られる。 According to the method for producing a back-contact type solar cell of the present invention having the above characteristics, it is not necessary to repeat patterning and etching in order to form the n + layer and the p + layer, which is less than that of the conventional manufacturing method. Back contact type solar cells can be manufactured by the number of processes. Therefore, there is a great advantage in terms of manufacturing cost of the back contact type solar cell. In addition, by providing the n + layer on the back surface of the crystalline silicon substrate by the ion implantation method using a mechanical hard mask and activation annealing, the effect that leakage current (power loss) can be suppressed as compared with the conventional manufacturing method. Can also be obtained.
 以下、本発明のバックコンタクト型太陽電池セルの製造方法(本発明の製造方法)について図面を例示的に参照しながら工程毎に説明する。 Hereinafter, the method for manufacturing the back contact type solar cell of the present invention (the manufacturing method of the present invention) will be described step by step with reference to the drawings as examples.
 工程(A)
 工程(A)は、結晶シリコン基板10(図1(a))の裏面にメカニカルハードマスクを用いたイオン注入法及び活性化アニールによりn層20を部分的に形成する(図1(b))。図1(b)中、30はn層を形成していない部分である。
Process (A)
In the step (A), the n + layer 20 is partially formed on the back surface of the crystalline silicon substrate 10 (FIG. 1 (a)) by an ion implantation method using a mechanical hard mask and activation annealing (FIG. 1 (b)). ). In FIG. 1 (b), 30 is a portion that does not form an n + layer.
 使用する結晶シリコン基板としては、バックコンタクト型太陽電池セルに使用される公知の結晶シリコン基板を広く採用することが可能であり、特に限定はない。また、n型のシリコン半導体基板及びp型のシリコン半導体基板のいずれでもよく、所望とする太陽電池の用途や仕様に応じ、適宜選択することができる。本明細書において、結晶シリコン基板はその片面を主面(セルとして使用する際の受光面)と称し、他面は裏面と称する。 As the crystalline silicon substrate to be used, a known crystalline silicon substrate used for a back contact type solar cell can be widely adopted, and there is no particular limitation. Further, either an n-type silicon semiconductor substrate or a p-type silicon semiconductor substrate may be used, and can be appropriately selected depending on the desired use and specifications of the solar cell. In the present specification, one side of the crystalline silicon substrate is referred to as a main surface (light receiving surface when used as a cell), and the other surface is referred to as a back surface.
 また、結晶シリコン基板は、予め切断面のダメージ層の除去とテクスチャを形成する目的で、アルカリ液等によりウエットエッチングを行ってもよい。 Further, the crystalline silicon substrate may be wet-etched with an alkaline solution or the like in advance for the purpose of removing the damaged layer on the cut surface and forming a texture.
 結晶シリコン基板の厚さとしては、特に限定はされないが、例えば100~250μmとすることができ、150~200μmとすることが好ましい。 The thickness of the crystalline silicon substrate is not particularly limited, but can be, for example, 100 to 250 μm, preferably 150 to 200 μm.
 n層を形成するイオン注入法は、公知の技術を使用することができる。本発明の製造方法では、特にメカニカルハードマスクを用いたイオン注入法を使用する。メカニカルハードマスクはn層を結晶シリコン基板の裏面に部分的に設けるために用いる。メカニカルハードマスクとしては、例えば700μm幅の開口部と300μmの閉口部とが交互に並んだメカニカルハードマスクが挙げられ、この場合には図1(b)に示されるように、例えば、700μm幅のn層20が300μmの間隔30を空けてパターン状に形成される。メカニカルハードマスクは公知のものを用いることができ、材質としては、例えば、炭素系、珪素系、銅系、石英系等が挙げられる。 A known technique can be used for the ion implantation method for forming the n + layer. In the production method of the present invention, an ion implantation method using a mechanical hard mask is particularly used. The mechanical hard mask is used to partially provide the n + layer on the back surface of the crystalline silicon substrate. Examples of the mechanical hard mask include a mechanical hard mask in which openings having a width of 700 μm and closed portions having a width of 300 μm are alternately arranged. In this case, as shown in FIG. 1B, for example, a mechanical hard mask having a width of 700 μm. The n + layers 20 are formed in a pattern with an interval of 30 of 300 μm. A known mechanical hard mask can be used, and examples of the material include carbon-based, silicon-based, copper-based, and quartz-based.
 イオン注入法では、例えば、PH(ホスフィン)を原料として、プラズマを発生させイオン化した後、イオンビームとして結晶シリコン基板上へ照射する技術を使用することができる。このとき、イオンビームを照射する部位と照射しない部位を分けるためにメカニカルハードマスクを用いる。イオン注入法を実施するイオン注入装置としては、公知の質量分離型イオン注入装置又は非質量分離型イオン注入装置を用いることができる。 In the ion implantation method, for example, a technique of using PH 3 (phosphine) as a raw material to generate plasma, ionize it, and then irradiate it as an ion beam onto a crystalline silicon substrate can be used. At this time, a mechanical hard mask is used to separate the part to be irradiated with the ion beam and the part not to be irradiated with the ion beam. As the ion implantation device for carrying out the ion implantation method, a known mass-separation type ion implantation device or non-mass separation type ion implantation device can be used.
 図5に非質量分離型のイオン注入装置の概略図を示す。概略は以下の通りである。 FIG. 5 shows a schematic view of a non-mass separation type ion implanter. The outline is as follows.
 図5に示すイオン注入装置1000は、真空槽1001(下側真空槽)と、真空槽1002(上側真空槽)と、絶縁部材1003と、ステージ1004と、ガス供給源1005とを具備する。イオン注入装置1000は、さらに、RF導入コイル1100と、永久磁石1101と、RF導入窓(石英窓)1102と、電極1200と、電極1201と、直流電源1300と、交流電源1301とを具備する。 The ion implantation apparatus 1000 shown in FIG. 5 includes a vacuum chamber 1001 (lower vacuum chamber), a vacuum chamber 1002 (upper vacuum chamber), an insulating member 1003, a stage 1004, and a gas supply source 1005. The ion implantation device 1000 further includes an RF introduction coil 1100, a permanent magnet 1101, an RF introduction window (quartz window) 1102, an electrode 1200, an electrode 1201, a DC power supply 1300, and an AC power supply 1301.
 真空槽1002は、真空槽1001よりも小径で、絶縁部材1003を介して真空槽1001上に設けられている。真空槽1001及び真空槽1002は、ターボ分子ポンプ等の真空排気手段により減圧状態を維持することができる。ステージ1004は、真空槽1001内に設けられている。ステージ1004は、基板S1を支持することができる。ステージ1004内には、基板S1を加熱する加熱機構が設けられてもよい。基板S1は、本発明の製造方法で用いる結晶シリコン基板である。また、真空槽1002内にはガス供給源1005によってイオン注入用のガスが導入される。 The vacuum tank 1002 has a smaller diameter than the vacuum tank 1001 and is provided on the vacuum tank 1001 via an insulating member 1003. The vacuum chamber 1001 and the vacuum chamber 1002 can be maintained in a reduced pressure state by a vacuum exhaust means such as a turbo molecular pump. The stage 1004 is provided in the vacuum chamber 1001. The stage 1004 can support the substrate S1. A heating mechanism for heating the substrate S1 may be provided in the stage 1004. The substrate S1 is a crystalline silicon substrate used in the manufacturing method of the present invention. Further, a gas for ion implantation is introduced into the vacuum chamber 1002 by the gas supply source 1005.
 RF導入コイル1100は、RF導入窓1102上に永久磁石1101を囲むように配置される。永久磁石1101の形状は、リング状である。RF導入コイル1100の形状は、コイル状である。RF導入コイル1100の直径は、基板S1のサイズに応じて適宜設定できる。真空槽1002内にイオン注入用のガスが導入されて、RF導入コイル1100に交流電源1301から所定の電力が供給されると、ICP(Inductively CoupledPlasma)放電により真空槽1002内にプラズマ1010が発生する。 The RF introduction coil 1100 is arranged on the RF introduction window 1102 so as to surround the permanent magnet 1101. The shape of the permanent magnet 1101 is ring-shaped. The shape of the RF introduction coil 1100 is a coil shape. The diameter of the RF introduction coil 1100 can be appropriately set according to the size of the substrate S1. When a gas for ion implantation is introduced into the vacuum chamber 1002 and a predetermined power is supplied to the RF introduction coil 1100 from the AC power supply 1301, plasma 1010 is generated in the vacuum chamber 1002 by ICP (Inductively Coupled Plasma) discharge. ..
 電極1200は、複数の開口を有する電極(例えば、メッシュ電極)であり、絶縁部材1003に支持されている。電極1200の電位は、浮遊電位である。これにより、真空槽1002と電極1200とによって囲まれた空間に、安定したプラズマ1010が発生する。 The electrode 1200 is an electrode having a plurality of openings (for example, a mesh electrode) and is supported by the insulating member 1003. The potential of the electrode 1200 is a floating potential. As a result, stable plasma 1010 is generated in the space surrounded by the vacuum chamber 1002 and the electrode 1200.
 電極1200の下には、複数の開口を有する別の電極(例えば、メッシュ電極)1201が配置されている。電極1201は、基板S1に対向している。電極1201とRF導入コイル1100との間には直流電源1300が接続され、電極1201には負の電位(加速電圧)が印加される。これにより、プラズマ1010中の正イオンが電極1201によってプラズマ1010から引き出される。 Under the electrode 1200, another electrode (for example, a mesh electrode) 1201 having a plurality of openings is arranged. The electrode 1201 faces the substrate S1. A DC power supply 1300 is connected between the electrode 1201 and the RF introduction coil 1100, and a negative potential (acceleration voltage) is applied to the electrode 1201. As a result, the cations in the plasma 1010 are drawn from the plasma 1010 by the electrode 1201.
 引き出された正イオンは、メッシュ状の電極1200、1201を通過して基板S1にまで到達することができる。イオン注入装置1000において、正イオンの加速電圧は、例えば、1kV以上30kV以下の範囲で設定することができる。また、ステージ1004には、加速電圧を調整できるバイアス電源を接続してもよい。 The extracted positive ions can pass through the mesh-shaped electrodes 1200 and 1201 and reach the substrate S1. In the ion implanter 1000, the accelerating voltage of positive ions can be set in the range of 1 kV or more and 30 kV or less, for example. Further, a bias power supply capable of adjusting the acceleration voltage may be connected to the stage 1004.
 真空槽1002には、基板S1に注入する不純物元素(n型不純物元素)を含むガスが導入される。このガスによって真空槽1002内にプラズマ1010が形成されて、プラズマ1010中のn型不純物イオンが基板S1に注入される。n型不純物イオンは、例えば、P、PX、PX2+、PX3+等の少なくも1つである。ここで、「X」は、水素、ハロゲン(F、Cl)のいずれかである。 A gas containing an impurity element (n-type impurity element) to be injected into the substrate S1 is introduced into the vacuum chamber 1002. Plasma 1010 is formed in the vacuum chamber 1002 by this gas, and n-type impurity ions in the plasma 1010 are injected into the substrate S1. The n-type impurity ion is, for example, at least one such as P, PX + , PX 2+ , and PX 3+ . Here, "X" is either hydrogen or halogen (F, Cl).
 本実施形態では、プラズマ1010を形成する手段として、ICP方式に限らず、電子サイクロトン共鳴プラズマ(Electron Cyclotron resonance Plasma)方式、ヘリコン波励起プラズマ(Helicon Wave Plasma)方式等でもよい。また、n型不純物イオンを基板S1に注入する際に、基板S1の格子欠陥を修復させる観点でイオン注入用のガスに水素を含むガス(例えば、PH、BH等)を添加してもよい。 In the present embodiment, the means for forming the plasma 1010 is not limited to the ICP method, but may be an electron Cyclotron resonance plasma method, a helicon wave plasma method, or the like. Further, when the n-type impurity ion is implanted into the substrate S1, even if a gas containing hydrogen (for example, PH 3 , BH 2, etc.) is added to the ion implantation gas from the viewpoint of repairing the lattice defects of the substrate S1. Good.
 活性化アニールの条件は限定的ではないが、温度は600~1000℃が好ましく、700~900℃がより好ましい。アニール中の雰囲気は酸素濃度を1~100%とするステップがあることが好ましく、5~50%にすることがより好ましい。 The conditions for activation annealing are not limited, but the temperature is preferably 600 to 1000 ° C, more preferably 700 to 900 ° C. The atmosphere during annealing preferably has a step of setting the oxygen concentration to 1 to 100%, and more preferably 5 to 50%.
 n層の厚さは特に限定されないが、0.1~2μmとすることが好ましく、0.3~1μmとすることがより好ましい。 The thickness of the n + layer is not particularly limited, but is preferably 0.1 to 2 μm, and more preferably 0.3 to 1 μm.
 工程(B)
 工程(B)は、工程(A)で得られた、前記n層を有する前記結晶シリコン基板の両面(主面及び裏面)にパッシベーション膜40を形成する(図1(c))。すなわち、工程(A)でn層を形成した部分20についてはn層上にパッシベーション膜を形成し、n層の存在しない部分30については、結晶シリコン基板上にパッシベーション膜を形成する。
Process (B)
In the step (B), the passivation film 40 is formed on both surfaces (main surface and back surface) of the crystalline silicon substrate having the n + layer obtained in the step (A) (FIG. 1 (c)). That is, for the portion 20 forming the n + layer in the step (A) a passivation film is formed on the n + layer, the existent parts 30 of the n + layer forms a passivation film on the crystalline silicon substrate.
 パッシベーション膜は、本発明の太陽電池セルにおいて固定電荷によるパッシベーション効果を有するような膜であれば特に限定はない。具体的には、窒化ケイ素膜、酸化ケイ素膜及び酸化アルミニウム膜、アモルファスシリコン膜、微結晶シリコン膜からなる群より選択される一種以上を例示することができる。これらの膜は一層のみの単層でもよいし、複数の多様な層を積層させてもよい。 The passivation film is not particularly limited as long as it has a passivation effect due to a fixed charge in the solar cell of the present invention. Specifically, one or more selected from the group consisting of a silicon nitride film, a silicon oxide film, an aluminum oxide film, an amorphous silicon film, and a microcrystalline silicon film can be exemplified. These films may be a single layer having only one layer, or a plurality of various layers may be laminated.
 パッシベーション膜を形成する方法としては特に限定はなく、例えば、プラズマCVD法、半導体用常圧CVD法、ALD法(原子層堆積法)等の各種の化学気相法又はスパッタリング法を例示することができる。より具体的には、トリメチルアルミニウムを原料としてALD法によって酸化アルミニウムからなるパッシベーション膜を形成する方法が挙げられる。 The method for forming the passivation film is not particularly limited, and for example, various chemical vapor deposition methods or sputtering methods such as a plasma CVD method, a normal pressure CVD method for semiconductors, and an ALD method (atomic layer deposition method) can be exemplified. it can. More specifically, a method of forming a passivation film made of aluminum oxide by the ALD method using trimethylaluminum as a raw material can be mentioned.
 パッシベーション膜の厚さは特に限定されないが、パッシベーション効果と後述のパッシベーション膜除去工程の作業性の観点から、10~200nmとすることが好ましく、15~50nmとすることがより好ましい。なお、パッシベーション膜の表面には、更に反射防止膜を備えることが好ましく、反射防止膜は、例えばプラズマCVD法によってシランガス及びアンモニアガス雰囲気下で、パッシベーション膜表面に窒化ケイ素膜を形成することで得られる。 The thickness of the passivation film is not particularly limited, but is preferably 10 to 200 nm, more preferably 15 to 50 nm, from the viewpoint of the passivation effect and the workability of the passivation film removing step described later. It is preferable that the surface of the passivation film is further provided with an antireflection film, and the antireflection film can be obtained by forming a silicon nitride film on the surface of the passivation film in an atmosphere of silane gas and ammonia gas, for example, by a plasma CVD method. Be done.
 工程(C)
 工程(C)は、前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を直接被覆している領域の一部又は全部を除去し(図1(d))、露出した前記結晶シリコン基板50に1つ又は複数のアルミニウム電極60Bを形成する(図1(f))。ここで、パッシベーション膜を複数箇所で除去した場合には、結晶シリコン基板の露出部分1箇所に対して1つずつアルミニウム電極を設けることが好ましい。
Process (C)
In the step (C), a part or all of the region directly covering the crystalline silicon substrate in the passivation film formed on the back surface side of the crystalline silicon substrate is removed (FIG. 1 (d)) and exposed. One or more aluminum electrodes 60B are formed on the crystalline silicon substrate 50 (FIG. 1 (f)). Here, when the passivation film is removed at a plurality of locations, it is preferable to provide one aluminum electrode for each exposed portion of the crystalline silicon substrate.
 パッシベーション膜を除去する部分は、結晶シリコン基板の裏面側に形成されたパッシベーション膜のうち結晶シリコン基板を直接被覆している領域の一部でもよく全部でもよい。パッシベーション膜を除去するための方法としては特に限定はなく、例えば、エッチングペースト、及びレーザービームを照射する方法を例示することができる。 The portion from which the passivation film is removed may be a part or the entire region of the passivation film formed on the back surface side of the crystalline silicon substrate, which directly covers the crystalline silicon substrate. The method for removing the passivation film is not particularly limited, and examples thereof include an etching paste and a method of irradiating a laser beam.
 パッシベーション膜が除去され、露出した結晶シリコン基板50(図1(d))にアルミニウム電極60Bを形成する方法としては、公知の方法を広く採用することが可能であり、特に限定はない。具体的には、露出した結晶シリコン基板50にアルミニウムペースト60Aを塗布等の適宜の方法で設け、焼成する方法を例示することができる(図1(e)は焼成前の状態を示し、図1(f)は焼成後の状態を示す。)。かかる手法により、結晶シリコン基板10にアルミニウム-シリコン合金層60C及びBSF層60Dが形成される(図1(f))。図1(f)では、アルミニウムペーストが焼成されて結晶シリコン基板にアルミニウム-シリコン合金層、BSF層が形成され、アルミニウム電極60Bとなる。 As a method for forming the aluminum electrode 60B on the exposed crystalline silicon substrate 50 (FIG. 1 (d)) from which the passivation film has been removed, a known method can be widely adopted, and there is no particular limitation. Specifically, a method of applying aluminum paste 60A to the exposed crystalline silicon substrate 50 by an appropriate method such as coating and firing can be exemplified (FIG. 1 (e) shows a state before firing, and FIG. 1 shows. (F) shows the state after firing.). By such a method, an aluminum-silicon alloy layer 60C and a BSF layer 60D are formed on the crystalline silicon substrate 10 (FIG. 1 (f)). In FIG. 1 (f), the aluminum paste is fired to form an aluminum-silicon alloy layer and a BSF layer on a crystalline silicon substrate, forming an aluminum electrode 60B.
 アルミニウムペーストの焼成温度は特に限定されないが、例えば650~900℃であることが好ましい。アルミニウムペーストの組成は特に限定されないが、例えばアルミニウム粉末100質量部に対して、樹脂や有機溶剤を含んだ有機ビヒクル2~20質量部、ガラスフリット0.15~15質量部を含有したペーストであることが好ましい。 The firing temperature of the aluminum paste is not particularly limited, but is preferably 650 to 900 ° C., for example. The composition of the aluminum paste is not particularly limited, but for example, it is a paste containing 2 to 20 parts by mass of an organic vehicle containing a resin or an organic solvent and 0.15 to 15 parts by mass of a glass frit with respect to 100 parts by mass of aluminum powder. Is preferable.
 更に、アルミニウム粉末は高純度のアルミニウムであってもよいが、アルミニウム合金であってもよく、アルミニウムシリコン合金、アルミニウムシリコンマグネシウム合金、が好適に用いられる。 Further, the aluminum powder may be high-purity aluminum, but may be an aluminum alloy, and an aluminum silicon alloy and an aluminum silicon magnesium alloy are preferably used.
 アルミニウム電極の形状やサイズは、露出した結晶シリコン基板を覆う必要性から、幅40μm~200μmが好ましく、電極の抵抗値を低くするために、電極高さは高いほどよい。印刷したAlラインのアスペクト(幅/高さ)が大きいほどよい。 The shape and size of the aluminum electrode are preferably 40 μm to 200 μm in width because it is necessary to cover the exposed crystalline silicon substrate, and the higher the electrode height is, the better in order to lower the resistance value of the electrode. The larger the aspect (width / height) of the printed Al line, the better.
 工程(C´)
 工程(C´)は、前記工程(B)の後に、前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を前記n層を介して被覆している領域の一部を除去し、露出した前記n層に1つ又は複数の銀電極70Bを形成する工程であり(図1(f))、前記工程(C)及び当該工程(C´)は順不同である。ここで、パッシベーション膜を複数箇所で除去した場合には、n層の露出部分1箇所に対して1つずつ銀電極を設けることが好ましい。なお、上記の通り、工程(B)を実施した後、工程(C)及び工程(C´)はいずれを先に実施してもよい。
Process (C')
The step (C') is one of the regions of the passivation film formed on the back surface side of the crystalline silicon substrate after the step (B) in which the crystalline silicon substrate is covered with the n + layer. It is a step of removing a portion and forming one or more silver electrodes 70B on the exposed n + layer (FIG. 1 (f)), and the steps (C) and (C') are in no particular order. .. Here, when the passivation film is removed at a plurality of locations, it is preferable to provide one silver electrode for each exposed portion of the n + layer. As described above, after the step (B) is carried out, either the step (C) or the step (C') may be carried out first.
 パッシベーション膜を除去する方法としては特に限定はなく、例えば、銀ペースト70Aにパッシベーション膜を除去する成分を添加したペースト(いわゆるファイヤースルー型の銀ペースト)を塗布し550~900℃の範囲で焼成することでペースト直下のパッシベーション膜を除去しながら銀電極を形成する方法(図1(e)→図1(f)の方法)、エッチングペーストを塗布する方法、レーザービームを照射する方法等を挙げることができる。 The method for removing the passivation film is not particularly limited. For example, a paste (so-called fire-through type silver paste) to which a component for removing the passivation film is added is applied to silver paste 70A and baked in the range of 550 to 900 ° C. By doing so, a method of forming a silver electrode while removing the passivation film directly under the paste (method of FIG. 1 (e) → FIG. 1 (f)), a method of applying an etching paste, a method of irradiating a laser beam, etc. are mentioned. Can be done.
 上記ファイヤースルー型の銀ペーストを用いた場合には、例えば図1(e)に示すように銀ペースト70Aをパッシベーション膜の表面に塗布し、その後、550~900℃の範囲で焼成することにより、図1(f)に示すように塗布直下のパッシベーション膜を除去しながら露出したn層に銀電極70Bを形成することができる。 When the fire-through type silver paste is used, for example, as shown in FIG. 1 (e), silver paste 70A is applied to the surface of the passivation film and then fired in the range of 550 to 900 ° C. As shown in FIG. 1 (f), the silver electrode 70B can be formed on the exposed n + layer while removing the passivation film immediately under the coating.
 銀ペーストの組成は特に限定されないが、例えば銀粉末を100質量部に対して、ガラスフリットを0.1~10質量部、並びに、樹脂及び/又は有機溶剤を含んだ有機ビヒクルを3~15質量部を含有したペーストであることが好ましい。銀粉末はフレーク状であってもよいが、球状粉であってもよく、球状粉が好適に用いられる。なお、この工程では銀電極を形成しているが、銀電極に代えて銅電極又はアルミニウム合金電極(工程(C)で形成するアルミニウム電極とは異なり、本明細書では「アルミニウム電極」と「アルミニウム合金電極」の用語は区別している。)を形成してもよい。このように、本発明においては太陽電池セルの技術分野で公知の技術を幅広く適用することができる。 The composition of the silver paste is not particularly limited, but for example, 100 parts by mass of silver powder, 0.1 to 10 parts by mass of glass frit, and 3 to 15 parts by mass of an organic vehicle containing a resin and / or an organic solvent. It is preferable that the paste contains a portion. The silver powder may be in the form of flakes, but may be spherical powder, and spherical powder is preferably used. Although the silver electrode is formed in this step, instead of the silver electrode, a copper electrode or an aluminum alloy electrode (unlike the aluminum electrode formed in the step (C)), "aluminum electrode" and "aluminum" are used in the present specification. The term "alloy electrode" is distinguished.) May be formed. As described above, in the present invention, a wide range of techniques known in the technical field of solar cells can be applied.
 銀電極の形状やサイズは、アルミニウム電極と櫛歯の配置になるように50~130μmの直線状のラインを印刷することが好ましい。 As for the shape and size of the silver electrode, it is preferable to print a straight line of 50 to 130 μm so that the aluminum electrode and the comb teeth are arranged.
 以上、本発明の実施形態について説明したが、本発明はこうした例に何ら限定されるものではなく、本発明の要旨を逸脱しない範囲において、種々なる形態で実施し得ることは勿論である。 Although the embodiments of the present invention have been described above, the present invention is not limited to such examples, and it goes without saying that the present invention can be implemented in various forms without departing from the gist of the present invention.
 以下、実施例に基づき、本発明の実施形態をより具体的に説明するが、本発明はこれらに限定されるものではない。
(実施例1)
 p型の単結晶シリコンからなる結晶シリコン基板を準備した(図1(a))(基板:6inch、厚み200μm)。なお、結晶シリコン基板の切断面ダメージ層の除去とテクスチャを形成する目的で結晶シリコン基板の表面を水酸化カリウムを用いてウエットエッチングを行った。
Hereinafter, embodiments of the present invention will be described in more detail based on Examples, but the present invention is not limited thereto.
(Example 1)
A crystalline silicon substrate made of p-type single crystal silicon was prepared (FIG. 1 (a)) (substrate: 6 inches, thickness 200 μm). The surface of the crystalline silicon substrate was wet-etched with potassium hydroxide for the purpose of removing the damaged layer on the cut surface of the crystalline silicon substrate and forming a texture.
 工程(A)
 続いてPH(ホスフィン)を原料として用い、プラズマを発生させた後にイオン化した原料を結晶シリコン基板表面に向けて照射するイオン注入法により結晶シリコン基板表面にP元素を注入し、その後に活性化アニールを行うことによって0.1~1μm程度の厚みを有するように部分的にn層を形成した(図1(b))。
Process (A)
Subsequently, using PH 3 (phosphine) as a raw material, P element is injected into the surface of the crystalline silicon substrate by an ion injection method in which the ionized raw material is irradiated toward the surface of the crystalline silicon substrate after generating plasma, and then activated. By annealing, an n + layer was partially formed so as to have a thickness of about 0.1 to 1 μm (FIG. 1 (b)).
 ここで、結晶シリコン基板表面に700μm幅の開口部と300μmの閉口部が交互に並んだメカニカルハードマスクを用いることで、P元素を注入しn層を形成する領域とn層が形成されない領域とが交互になるようにした。 Here, closed portion of the opening and 300μm of 700μm width crystalline silicon substrate surface by using a mechanical hard mask lined alternately region and the n + layer forming the n + layer by implanting P element is not formed The areas are alternated.
 工程(B)
 次にプラズマCVD法によって酸化アルミニウムからなるパッシベーション膜を約15~50nm形成した後、反射防止膜としてプラズマCVD法によってシランガス及びアンモニアガスを用いて、窒化ケイ素膜を結晶シリコン基板全体(主面及び裏面)に形成した(図1(c)。但し、反射防止膜は図示していない。)。
Process (B)
Next, a passivation film made of aluminum oxide is formed to about 15 to 50 nm by the plasma CVD method, and then a silicon nitride film is formed on the entire crystalline silicon substrate (main surface and back surface) by using silane gas and ammonia gas as an antireflection film by the plasma CVD method. ) (FIG. 1 (c). However, the antireflection film is not shown).
 工程(C)
 続いてアルミニウム電極を用いたp層形成用の開口部を形成する工程として、n層が形成されていない領域のパッシベーション膜について、n層の形成されていない領域の中央に深さ0.1~1.0μm、幅30μmのライン状となるように調整してレーザー照射を行い、アルミニウム電極を用いたp層形成用開口部を設けた(図1(d))。
Process (C)
Following the step of forming an opening for the p + layer formed using aluminum electrodes, n + for the passivation film in the region where the layer is not formed, n + center depth is not formed regions of the layer 0 The laser irradiation was performed after adjusting the line shape to a width of 1 to 1.0 μm and a width of 30 μm, and an opening for forming a p + layer using an aluminum electrode was provided (FIG. 1 (d)).
 次いでp層形成用開口部に対して、開口部を満たすようにスクリーン印刷機を用いてアルミニウムペーストを厚さ20μm、70μm幅の線状に塗布し、アルミニウムペーストが塗布された結晶シリコン基板を100℃で10分乾燥させた(図1(e))。 Next, the aluminum paste was applied linearly with a thickness of 20 μm and a width of 70 μm to the p + layer forming opening using a screen printing machine so as to fill the opening, and the crystalline silicon substrate coated with the aluminum paste was applied. It was dried at 100 ° C. for 10 minutes (FIG. 1 (e)).
 工程(C´)
 また、図2及び3に示すように、アルミニウム電極と櫛歯で対応するように、銀電極の幅方向の中心から中心までの距離が1000μmとなるように、公知の銀ペーストを印刷幅50μmで印刷し、100℃で10分乾燥させた(図1(e))。次に、ベルト炉にてピーク温度を900℃に設定して焼成した(図1(f))。この焼成により、アルミニウム電極(p層を含む)が形成されるとともに、銀電極がn層の表面に形成される。
Process (C')
Further, as shown in FIGS. 2 and 3, a known silver paste is printed with a printing width of 50 μm so that the distance from the center to the center in the width direction of the silver electrode is 1000 μm so as to correspond with the aluminum electrode and the comb teeth. It was printed and dried at 100 ° C. for 10 minutes (FIG. 1 (e)). Next, firing was performed in a belt furnace at a peak temperature of 900 ° C. (FIG. 1 (f)). By this firing, an aluminum electrode (including a p + layer) is formed, and a silver electrode is formed on the surface of the n + layer.
 以上のようにして、バックコンタクト型太陽電池セルを得た。 As described above, a back contact type solar cell was obtained.
 実施例1は工程が簡素であるため、比較例1で必要な工程数が大幅に削減され、大幅に製造コストの削減を達成することができる。また、p層とn層とが接触していないためp層とn層との間のリーク電流が大幅に削減された。バックコンタクト型太陽電池セル製造に要した時間は230分間であった。
(比較例1)
 従来技術と同様に、結晶シリコン基板の受光面表面をテクスチャエッチングすることにより凹凸形状を形成し、結晶シリコン基板の全面に接するように誘電体層を形成し、更に絶縁層を形成した。併せて結晶シリコン基板の裏面にn層とp層とを形成するためにパターニングとエッチングとを繰り返すことでバックコンタクト型太陽電池セルを得た。具体的な手順を以下に詳述する。
Since the process of Example 1 is simple, the number of processes required in Comparative Example 1 can be significantly reduced, and a significant reduction in manufacturing cost can be achieved. Moreover, since the p + layer and the n + layer are not in contact with each other, the leakage current between the p + layer and the n + layer is significantly reduced. The time required to manufacture the back-contact type solar cell was 230 minutes.
(Comparative Example 1)
Similar to the prior art, the surface of the light receiving surface of the crystalline silicon substrate was texture-etched to form an uneven shape, a dielectric layer was formed so as to be in contact with the entire surface of the crystalline silicon substrate, and an insulating layer was further formed. At the same time, a back contact type solar cell was obtained by repeating patterning and etching in order to form an n + layer and a p + layer on the back surface of the crystalline silicon substrate. The specific procedure will be described in detail below.
 先ずn型の単結晶シリコンからなる結晶シリコン基板を準備した(基板:6inch、厚み200μm)。準備した結晶シリコン基板の切断面ダメージ層を除去する目的で結晶シリコン基板の表裏をフッ酸と硝酸との混合溶液でウエットエッチングした。 First, a crystalline silicon substrate made of n-type single crystal silicon was prepared (substrate: 6 inches, thickness 200 μm). The front and back surfaces of the prepared crystalline silicon substrate were wet-etched with a mixed solution of hydrofluoric acid and nitric acid for the purpose of removing the damaged layer on the cut surface of the prepared crystalline silicon substrate.
 続いて前記結晶シリコン基板の裏面側に、エミッタ層及びBSF層を形成した。図4に示すように、所望の拡散領域を、n型拡散領域とp型拡散領域とが交互に帯状に形成されるようにパターンを形成した。具体的には、n型拡散領域の幅(A)は2500μm、p型拡散領域の幅(B)は1000μm、n型拡散領域とp型拡散領域とのスペース(C)は250μm、基板端に最も近い拡散層端と基板端とのスペース(D)は1000μmとした。 Subsequently, an emitter layer and a BSF layer were formed on the back surface side of the crystalline silicon substrate. As shown in FIG. 4, a pattern was formed so that the desired diffusion region was formed in a band shape in which the n-type diffusion region and the p-type diffusion region were alternately formed. Specifically, the width (A) of the n-type diffusion region is 2500 μm, the width (B) of the p-type diffusion region is 1000 μm, the space (C) between the n-type diffusion region and the p-type diffusion region is 250 μm, at the edge of the substrate. The space (D) between the edge of the nearest diffusion layer and the edge of the substrate was 1000 μm.
 先ずはp型拡散層を形成するため、BBrを用いた気相拡散にて900~1000℃で熱処理を行い、p型拡散領域を形成した。熱処理後、結晶シリコン基板に付いたガラス成分はガラスエッチング等により洗浄・除去した。 First, in order to form a p-type diffusion layer, heat treatment was performed at 900 to 1000 ° C. by vapor phase diffusion using BBr 3 to form a p-type diffusion region. After the heat treatment, the glass component attached to the crystalline silicon substrate was cleaned and removed by glass etching or the like.
 続いてプラズマCVD法によって酸化ケイ素からなるパッシベーション膜を約15~50nm形成した後、反射防止膜としてプラズマCVD法によってシランガス及びアンモニアガスを用いて窒化ケイ素膜を結晶シリコン基板裏面に形成した。その後、結晶シリコン基板の表側に形成されたp型拡散領域をフッ酸と硝酸の混合溶液に浸漬させ、除去した。 Subsequently, a passivation film made of silicon oxide was formed at about 15 to 50 nm by the plasma CVD method, and then a silicon nitride film was formed on the back surface of the crystalline silicon substrate by the plasma CVD method using silane gas and ammonia gas as an antireflection film. Then, the p-type diffusion region formed on the front side of the crystalline silicon substrate was removed by immersing it in a mixed solution of hydrofluoric acid and nitric acid.
 続いてn型拡散層のパターンを形成するためのマスクとして、同様の処理により、裏面に所望のn型拡散領域以外に酸化膜を製膜した。POClを用いた気相拡散によって900~1000℃で熱処理を行うことでn型拡散領域を裏面に形成した。また、結晶シリコン基板表面の酸化膜除去とテクスチャを形成する目的で、シリコン基板の表面をアルカリ溶液(水酸化カリウム)でウエットエッチングを行った。 Subsequently, as a mask for forming the pattern of the n-type diffusion layer, an oxide film was formed on the back surface in addition to the desired n-type diffusion region by the same treatment. An n-type diffusion region was formed on the back surface by performing a heat treatment at 900 to 1000 ° C. by vapor phase diffusion using POCl 3 . Further, for the purpose of removing the oxide film on the surface of the crystalline silicon substrate and forming a texture, the surface of the silicon substrate was wet-etched with an alkaline solution (potassium hydroxide).
 その後表面にP拡散したn層を形成するため、POClを用いた気相拡散によって900~1000℃で熱処理を行い、n型拡散領域を表面に形成した。 After that, in order to form a P-diffused n + layer on the surface, heat treatment was performed at 900 to 1000 ° C. by vapor phase diffusion using POCl 3 to form an n-type diffusion region on the surface.
 続いて熱処理後、結晶シリコン基板に付いたガラス成分は同様にしてガラスエッチングにより洗浄した。その後、反射防止膜としてプラズマCVD法によってシランガス及びアンモニアガスを用いて、窒化ケイ素膜を結晶シリコン基板表裏全体に形成した。 Subsequently, after the heat treatment, the glass components attached to the crystalline silicon substrate were similarly cleaned by glass etching. Then, a silicon nitride film was formed on the entire front and back surfaces of the crystalline silicon substrate by using silane gas and ammonia gas as the antireflection film by the plasma CVD method.
 続いて電極を形成するため、結晶シリコン基板裏面のSiNxコンタクト部分にパターニングを施し、アルミニウム蒸着によりアルミニウム電極を形成した。 Subsequently, in order to form an electrode, the SiNx contact portion on the back surface of the crystalline silicon substrate was patterned, and the aluminum electrode was formed by aluminum vapor deposition.
 その後、アルミニウムとコンタクトをとれるように、Ni,Cu、Agメッキを行い、アニール処理を行った。 After that, Ni, Cu, and Ag plating were performed so that they could be contacted with aluminum, and annealing treatment was performed.
 以上のようにして、バックコンタクト型太陽電池セルを得た。 As described above, a back contact type solar cell was obtained.
 工程が複雑であるため要した時間は480分間であった。 The time required was 480 minutes due to the complicated process.
 10 結晶シリコン基板
 20 n
 30 結晶シリコン基板の露出部分(n層を形成しない部分)
 40 パッシベーション膜
 50 結晶シリコン基板の露出部分(パッシベーション膜を除去した部分)
 60A アルミニウム電極を形成するためのアルミニウムペースト
 60B アルミニウム電極
 60C アルミニウム-シリコン合金層
 60D BSF層
 70A 銀電極を形成するための銀ペースト
 70B 銀電極
 70 アルミニウム電極
 72 銀電極
 74 アルミニウム接合用銀電極
  A n型拡散領域の幅
  B p型拡散領域の幅
  C n型拡散領域とp型拡散領域とのスペース
  D 基板端にもっとも近い拡散層端と基板端とのスペース
 1000 イオン注入装置
 1001、1002 真空槽
 1003 絶縁部材
 1004 ステージ
 1005 ガス供給源
 1010 プラズマ
 1100 RF導入コイル
 1101 永久磁石
 1102 RF導入窓
 1200、1201 電極
 1300 直流電源
 1301 交流電源
 S1 基板
10 Crystallized silicon substrate 20 n + layer 30 Exposed part of crystalline silicon substrate (part where n + layer is not formed)
40 Passivation film 50 Exposed part of crystalline silicon substrate (part where the passivation film is removed)
60A Aluminum paste for forming aluminum electrode 60B Aluminum electrode 60C Aluminum-silicon alloy layer 60D BSF layer 70A Silver paste for forming silver electrode 70B Silver electrode 70 Aluminum electrode 72 Silver electrode 74 Silver electrode for aluminum bonding An type Width of diffusion region B Width of p-type diffusion region Space between Cn-type diffusion region and p-type diffusion region D Space between the end of the diffusion layer closest to the edge of the substrate and the edge of the substrate 1000 Ion injection device 1001, 1002 Vacuum chamber 1003 Insulation Member 1004 Stage 1005 Gas supply source 1010 Plasma 1100 RF introduction coil 1101 Permanent magnet 1102 RF introduction window 1200, 1201 Electrode 1300 DC power supply 1301 AC power supply S1 substrate

Claims (5)

  1.  バックコンタクト型太陽電池セルの製造方法であって、
     結晶シリコン基板の裏面にメカニカルハードマスクを用いたイオン注入法及び活性化アニールによりn層を部分的に形成する工程(A)、
     前記工程(A)で得られた、前記n層を有する前記結晶シリコン基板の両面にパッシベーション膜を形成する工程(B)、及び
     前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を直接被覆している領域の一部又は全部を除去し、露出した前記結晶シリコン基板に1つ又は複数のアルミニウム電極を形成する工程(C)、
    を順に有することを特徴とする、バックコンタクト型太陽電池セルの製造方法。
    A method for manufacturing back-contact solar cells.
    Step (A) of partially forming an n + layer on the back surface of a crystalline silicon substrate by an ion implantation method using a mechanical hard mask and activation annealing.
    Of the steps (B) obtained in the step (A) for forming a passivation film on both sides of the crystalline silicon substrate having the n + layer, and the passivation film formed on the back surface side of the crystalline silicon substrate. A step (C) of removing a part or all of the region directly covering the crystalline silicon substrate to form one or more aluminum electrodes on the exposed crystalline silicon substrate.
    A method for manufacturing a back-contact type solar cell, which comprises the following in order.
  2.  前記工程(B)の後に、前記結晶シリコン基板の裏面側に形成された前記パッシベーション膜のうち前記結晶シリコン基板を前記n層を介して被覆している領域の一部を除去し、露出した前記n層に1つ又は複数の銀電極を形成する工程(C´)を有し、
     前記工程(C)及び前記工程(C´)は順不同である、請求項1に記載の製造方法。
    After the step (B), a part of the passivation film formed on the back surface side of the crystalline silicon substrate, which covers the crystalline silicon substrate via the n + layer, was removed and exposed. It has a step (C') of forming one or more silver electrodes in the n + layer.
    The manufacturing method according to claim 1, wherein the step (C) and the step (C') are in no particular order.
  3.  前記工程(C´)において、前記銀電極に代えて銅電極又はアルミニウム合金電極を形成する、請求項2に記載の製造方法。 The manufacturing method according to claim 2, wherein a copper electrode or an aluminum alloy electrode is formed in place of the silver electrode in the step (C').
  4.  前記アルミニウム電極は、アルミニウム粉末100質量部に対して有機ビヒクル2~20質量部及びガラスフリット0.15~15質量部を含有するアルミニウムペーストの塗膜を650~900℃で焼成することにより形成する、請求項1~3のいずれかに記載の製造方法。 The aluminum electrode is formed by firing a coating film of an aluminum paste containing 2 to 20 parts by mass of an organic vehicle and 0.15 to 15 parts by mass of a glass frit with respect to 100 parts by mass of aluminum powder at 650 to 900 ° C. , The manufacturing method according to any one of claims 1 to 3.
  5.  前記結晶シリコン基板の裏面側において、前記アルミニウム電極と前記銀電極とが交互に配置されるように形成する、請求項2に記載の製造方法。 The manufacturing method according to claim 2, wherein the aluminum electrodes and the silver electrodes are formed so as to be alternately arranged on the back surface side of the crystalline silicon substrate.
PCT/JP2020/011062 2019-03-13 2020-03-13 Method for manufacturing back contact-type solar cell WO2020184705A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202080020891.0A CN113597682A (en) 2019-03-13 2020-03-13 Method for manufacturing back contact type solar cell unit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2019-045735 2019-03-13
JP2019045735A JP7264673B2 (en) 2019-03-13 2019-03-13 Method for manufacturing back-contact solar cell

Publications (1)

Publication Number Publication Date
WO2020184705A1 true WO2020184705A1 (en) 2020-09-17

Family

ID=72426786

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2020/011062 WO2020184705A1 (en) 2019-03-13 2020-03-13 Method for manufacturing back contact-type solar cell

Country Status (3)

Country Link
JP (1) JP7264673B2 (en)
CN (1) CN113597682A (en)
WO (1) WO2020184705A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112736163B (en) * 2021-02-10 2022-07-29 普乐(合肥)光技术有限公司 Preparation method of polycrystalline silicon thin film passivation back electrode interdigital solar cell

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013048146A (en) * 2011-08-29 2013-03-07 Kyocera Corp Solar cell module
JP2013219355A (en) * 2012-04-04 2013-10-24 Samsung Sdi Co Ltd Method for manufacturing photoelectric element
CN103943693A (en) * 2014-04-30 2014-07-23 山东力诺太阳能电力股份有限公司 Back contact-type solar cell structure based on P-type silicon substrate and manufacturing method
JP2016506627A (en) * 2012-12-21 2016-03-03 サンパワー コーポレイション Method for forming a diffusion region of a solar cell
CN106252425A (en) * 2016-08-26 2016-12-21 泰州中来光电科技有限公司 The method for metallising of a kind of full back contacts photovoltaic cell and battery, assembly and system
CN106299024A (en) * 2016-08-26 2017-01-04 泰州中来光电科技有限公司 The preparation method of a kind of back contact solar cell and battery thereof and assembly, system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103811591B (en) 2014-02-27 2016-10-05 友达光电股份有限公司 The preparation method of back contact solar battery
JP6688244B2 (en) 2017-03-01 2020-04-28 信越化学工業株式会社 High efficiency solar cell manufacturing method and solar cell manufacturing system
CN107146820A (en) * 2017-03-10 2017-09-08 泰州隆基乐叶光伏科技有限公司 All back-contact electrodes solar battery structure and preparation method thereof
DE102017108077A1 (en) 2017-04-13 2018-10-18 Hanwha Q Cells Gmbh Solar cell production method
KR20180127597A (en) * 2017-05-19 2018-11-29 오씨아이 주식회사 Back contact silicon solar cell and method for manufacturing the same
CN108666376B (en) 2018-07-11 2023-08-08 泰州隆基乐叶光伏科技有限公司 P-type back contact solar cell and preparation method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013048146A (en) * 2011-08-29 2013-03-07 Kyocera Corp Solar cell module
JP2013219355A (en) * 2012-04-04 2013-10-24 Samsung Sdi Co Ltd Method for manufacturing photoelectric element
JP2016506627A (en) * 2012-12-21 2016-03-03 サンパワー コーポレイション Method for forming a diffusion region of a solar cell
CN103943693A (en) * 2014-04-30 2014-07-23 山东力诺太阳能电力股份有限公司 Back contact-type solar cell structure based on P-type silicon substrate and manufacturing method
CN106252425A (en) * 2016-08-26 2016-12-21 泰州中来光电科技有限公司 The method for metallising of a kind of full back contacts photovoltaic cell and battery, assembly and system
CN106299024A (en) * 2016-08-26 2017-01-04 泰州中来光电科技有限公司 The preparation method of a kind of back contact solar cell and battery thereof and assembly, system

Also Published As

Publication number Publication date
JP7264673B2 (en) 2023-04-25
CN113597682A (en) 2021-11-02
JP2020150110A (en) 2020-09-17

Similar Documents

Publication Publication Date Title
US8168462B2 (en) Passivation process for solar cell fabrication
US10840395B2 (en) Deposition approaches for emitter layers of solar cells
EP3151286B1 (en) Solar cell element, method for manufacturing same and solar cell module
JP2019110185A (en) Manufacturing method of solar battery
JP2017228661A (en) Method for manufacturing hbc type crystal-based solar cell and hbc type crystal-based solar cell
TW201532298A (en) Solar cell emitter region fabrication using self-aligned implant and cap
WO2020184705A1 (en) Method for manufacturing back contact-type solar cell
JP2012517700A (en) Negatively charged passivation layer in photovoltaic cells
WO2020184706A1 (en) Method for producing back contact solar cell
WO2010074283A1 (en) Film-forming device and film-forming method for forming passivation films as well as manufacturing method for solar cell elements
JP2006344883A (en) Method of manufacturing solar cell
JP2014075418A (en) Silicon substrate for solar cell and manufacturing method therefor, and solar cell
JP2004214442A (en) Photovoltaic device and its manufacturing method
JP2004281569A (en) Method for producing solar cell element
CN116130548A (en) Contact structure of solar cell, preparation method and solar cell
JP4518731B2 (en) Method for forming irregularities on the surface of a polycrystalline silicon substrate
KR20090132541A (en) Method for manufacturing wafer type solar cell
JP5933198B2 (en) Method for manufacturing crystalline solar cell
JP2008117858A (en) Manufacturing method of single crystal silicon solar cell and the single crystal silicon solar cell
JP2020170830A (en) Method for manufacturing crystal based solar battery of topcon-bc structure, and crystal based solar battery of topcon-bc structure
JP7193393B2 (en) Solar cell manufacturing method
JP2003101048A (en) Method for manufacturing photovoltaic device
JP3100668B2 (en) Method for manufacturing photovoltaic element
CN109659397B (en) IBC battery and manufacturing method thereof
KR102432550B1 (en) Method and System of manufacturing Wafer type Solar Cell

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20770090

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20770090

Country of ref document: EP

Kind code of ref document: A1