WO2020155219A1 - 驱动方法、显示面板和驱动电路 - Google Patents
驱动方法、显示面板和驱动电路 Download PDFInfo
- Publication number
- WO2020155219A1 WO2020155219A1 PCT/CN2019/075520 CN2019075520W WO2020155219A1 WO 2020155219 A1 WO2020155219 A1 WO 2020155219A1 CN 2019075520 W CN2019075520 W CN 2019075520W WO 2020155219 A1 WO2020155219 A1 WO 2020155219A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pixel
- line
- time
- common
- gate
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0847—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory without any storage capacitor, i.e. with use of parasitic capacitances as storage elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
- G09G2320/0214—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display with crosstalk due to leakage current of pixel switch in active matrix panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
Definitions
- This application relates to the field of display technology, and in particular to a driving method, a display panel, and a driving circuit.
- Flat panel displays include Thin Film Transistor-Liquid Crystal Display (TFT-LCD) and Organic Light-Emitting Diode (OLED) displays.
- TFT-LCD Thin Film Transistor-Liquid Crystal Display
- OLED Organic Light-Emitting Diode
- the thin film transistor liquid crystal display refracts the light from the backlight module to produce a picture by controlling the rotation direction of the liquid crystal molecules, and has many advantages such as thin body, power saving, and no radiation.
- the organic light emitting diode display is made of organic electroluminescent diodes, and has many advantages such as self-luminescence, short response time, high definition and contrast, flexible display and large-area full-color display.
- the present application provides a driving method, a display panel, and a driving circuit to reduce flicker caused by reverse voltage.
- the present application provides a driving method applied to a display panel
- the display panel includes: a plurality of data lines and a plurality of gate lines, the gate lines and the data lines are interlaced; and It includes a plurality of pixels, each pixel is driven by a corresponding data line and a gate line, and each pixel includes a corresponding pixel electrode; and a plurality of common lines, and a plurality of common lines are respectively arranged on the upper and lower gates Between the lines, the common line overlaps the pixel electrode of the pixel corresponding to the previous gate line; and overlaps the pixel electrode of the pixel corresponding to the next gate line; and the driving method includes outputting a gate driving signal to all The step of the gate line corresponding to the display panel; wherein one signal period of the common level signal of the common line includes a first time and a second time, the first time corresponds to the first common level, and the second The second time corresponds to the second common level; the voltage value of the first common level in the
- the common line corresponding to the Nth gate line is turned on at the first time, and the corresponding Nth gate line is also turned on.
- the starting time of the second time and the closing time of the N+1th gate line are the same time.
- each pixel includes a pixel electrode, the same common line connects two adjacent pixels to form a pixel group, and the pixel group includes a first pixel and a second pixel, and the first pixel and the The second pixel is connected to different data lines and gate lines; wherein, the pixel electrode of the first pixel of the pixel group overlaps the common line to form a first overlap area; the first overlap area of the first pixel
- the first storage capacitor formed with the common line is Cst1, the pixel capacitor of the first pixel is Clc1, and the parasitic capacitor formed by the pixel electrode of the first pixel and the Nth gate line is Cgs1;
- the first common level corresponding to one time is Vcom
- the second common level corresponding to the second time is V'com;
- the high-level voltage value of the gate on time is VGH, and the gate is off
- the low voltage value is VGL;
- the pixel electrode of the second pixel of the pixel group overlaps the same common line corresponding to the first pixel to form a second overlap region; the second overlap region of the second pixel and the common line form a second overlap region.
- the second storage capacitor is Cst2
- the pixel capacitance of the second pixel is Clc2
- the parasitic capacitance formed by the pixel electrode of the second pixel and the N+1th gate line is Cgs2;
- Cst2 (VGH-VGL)*Cgs2 /(V'com-Vcom).
- the present application discloses a display panel using the above-mentioned driving method.
- the display panel includes a plurality of pixels, a plurality of data lines, and a plurality of gate lines.
- the gate lines and the data lines are interlaced with each other, and each pixel has a corresponding The data line and the gate line are driven, and each pixel corresponds to a pixel electrode; and a plurality of common lines are arranged between the upper and lower gate lines; wherein, two pixels adjacent to the same common line are a pixel group ,
- the pixel group includes a first pixel and a second pixel; the first pixel and the second pixel are connected to different data lines and gate lines; wherein the first pixel and the second pixel are
- the pixel electrode overlaps the same common line to form a first overlap area and a second overlap area respectively.
- the common line includes a main common line and an auxiliary common line that are connected to each other; the main common line is arranged to cross the data line, and the auxiliary common line is arranged parallel to the data line;
- the common line overlaps the pixel electrode of the first pixel and the pixel electrode of the second pixel to form a first main overlap area and a second main overlap area respectively;
- the auxiliary common line includes a first auxiliary common line and a second auxiliary common Line, the pixel electrode of the first pixel and the first auxiliary common line form a first auxiliary overlapping area, and the pixel electrode of the second pixel and the second auxiliary common line form a second auxiliary overlapping area.
- first auxiliary common lines which are respectively arranged at positions close to the data line on both sides of the first pixel, and the two first auxiliary common lines overlap with the pixel electrode of the first pixel.
- second auxiliary common lines which are respectively arranged on both sides of the second pixel near the data line, the two second auxiliary common lines and the pixel of the second pixel The electrodes all overlap, forming two overlapping areas.
- the first auxiliary common line and the second auxiliary common line are a straight line.
- the two second auxiliary common lines and the two first auxiliary common lines form two straight lines.
- a first safety distance is provided between the first auxiliary common line and the pixel electrode of the first pixel.
- a second safe distance is provided between the auxiliary common line and the corresponding data line.
- the present application discloses a driving circuit for driving a display panel.
- the display panel includes a plurality of data lines and a plurality of gate lines.
- the gate lines and the data lines are interlaced with each other; and also includes a plurality of pixels, each The pixels are respectively driven by corresponding data lines and gate lines, and each pixel corresponds to a pixel electrode; and a plurality of common lines are respectively arranged between the upper and lower gate lines; among them, two adjacent ones of the same common line
- Each pixel is a pixel group, and the pixel group includes a first pixel and a second pixel; the first pixel and the second pixel are connected to different data lines and gate lines; wherein the common line is connected to the upper
- the pixel electrode of the first pixel corresponding to one gate line overlaps to form a first overlapping area; the common line overlaps with the pixel electrode of the second pixel corresponding to the next gate line to form a second overlapping area;
- the driving circuit It includes: a gate driving
- the common line corresponding to the Nth gate line is turned on at the first time, and the Nth gate line is also turned on.
- the starting time of the second time and the closing time of the N+1th gate line are the same time.
- each pixel includes a pixel electrode, the same common line connects two adjacent pixels to form a pixel group, and the pixel group includes a first pixel and a second pixel, and the first pixel and the The second pixel is connected to different data lines and gate lines; wherein, the pixel electrode of the first pixel of the pixel group overlaps the common line to form a first overlap area; the first overlap area of the first pixel
- the first storage capacitor formed with the common line is Cst1, the pixel capacitor of the first pixel is Clc1, and the parasitic capacitor formed by the pixel electrode of the first pixel and the Nth gate line is Cgs1;
- the first common level corresponding to one time is Vcom
- the second common level corresponding to the second time is V'com;
- the high-level voltage value of the gate on time is VGH, and the gate is off
- the low voltage value is VGL;
- the cycle time of the first time is three times the cycle time of one gate line.
- the pixel electrode of the second pixel of the pixel group overlaps the same common line corresponding to the first pixel to form a second overlap region; the second overlap region of the second pixel and the common line form a second overlap region.
- the second storage capacitor is Cst2
- the pixel capacitance of the second pixel is Clc2
- the parasitic capacitance formed by the pixel electrode of the second pixel and the N+1th gate line is Cgs2;
- Cst2 (VGH-VGL)*Cgs2 /(V'com-Vcom).
- the gate and the pixel electrode will generate parasitic capacitance Cgs, and the reverse voltage generated by the parasitic capacitance Cgs will redistribute the storage capacitor and the liquid crystal capacitor.
- the same common line corresponds to the upper and lower gate lines.
- Two pixels are respectively formed with storage capacitors Cst. When the corresponding n gate lines are turned off, the charging voltage of the pixel electrode will drop due to the influence of parasitic capacitance.
- two different common levels are set.
- the voltage value of the first common level in the first time is less than the voltage value of the second common level in the second time.
- the common line changes from lower There is a rising edge from the first common level to the higher second common level, which will affect the charging voltage of the corresponding pixel, which can offset at least part of the drop; the storage capacitor can be increased as much as possible to reduce the reverse voltage formation Flicker, and increase the voltage maintenance rate to reduce the voltage drop of the pixel electrode, without sacrificing the transparent opening area, will not affect the panel transmittance, and will not increase the cost of the backlight.
- FIG. 1 is a schematic diagram of a pixel structure circuit of one embodiment of the present application.
- Fig. 2 is a schematic diagram of a driving waveform of one embodiment of the present application.
- FIG. 3 is a schematic diagram of driving waveforms of one embodiment of the present application.
- FIG. 4 is a schematic diagram of a driving waveform of another embodiment of the present application.
- FIG. 5 is a schematic diagram of driving waveforms of another embodiment of the present application.
- FIG. 6 is a schematic diagram of a pixel structure of another embodiment of the present application.
- FIG. 7 is a schematic diagram of a pixel structure with auxiliary common lines according to another embodiment of the present application.
- FIG. 8 is a schematic diagram of a display panel according to another embodiment of the present application.
- FIG. 9 is a schematic diagram of a driving circuit of another embodiment of the present application.
- FIG. 10 is a schematic diagram of a display device according to another embodiment of the present application.
- first and second are only used for descriptive purposes, and cannot be understood as indicating relative importance or implicitly indicating the number of indicated technical features. Therefore, unless otherwise specified, a feature defined with “first” and “second” may explicitly or implicitly include one or more of these features; “plurality” means two or more.
- the term “comprising” and any variations thereof means non-exclusive inclusion, and one or more other features, integers, steps, operations, units, components, and/or combinations thereof may be present or added.
- connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
- connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
- an embodiment of the present application discloses a driving method applied to a display panel 110.
- the display panel 110 includes a display panel 110 including a plurality of data lines 130 and a plurality of gates.
- Line 140, a plurality of pixels 150 and a plurality of common lines 190, the data line 130 and the gate line 140 are interlaced with each other;
- each pixel 150 is driven by a corresponding data line 130 and gate line 140, and
- each pixel 150 includes a corresponding Pixel electrodes, each common line 190 is respectively arranged between the upper and lower gate lines 140, the common line 190 overlaps with the pixel electrode of the pixel corresponding to the previous gate line; and the pixel of the pixel corresponding to the next gate line
- the driving method includes the step of outputting a gate driving signal to the gate line 140 corresponding to the display panel 110; as shown in FIG.
- a signal period of the common level signal of the common line 190 includes a first time and a second time ,
- the first time corresponds to the first common level
- the second time corresponds to the second common level
- the voltage value of the first common level in the first time is less than the voltage value of the second common level in the second time
- corresponding The common line 190 of the Nth gate line 140, the start time of the first time is no later than the opening time of the corresponding Nth gate line 140; the start time of the second time is no earlier than the N+1th gate
- the closing moment of the polar line 140 is the first time and a second time .
- the common voltage on the color filter substrate can be the level signal of any common line 190, that is, it can be the first common level or the second common level.
- the gate and the pixel 150 The electrode generates a parasitic capacitance Cgs, and the reverse voltage generated by the parasitic capacitance Cgs redistributes the storage capacitance and the liquid crystal capacitance.
- the same common line 190 corresponds to the upper and lower gate lines 140 and the two pixels 150 corresponding to the upper and lower gate lines 140 respectively form storage capacitors Cst. When the corresponding n gate lines 140 are turned off, the charging voltage of the pixel 150 electrode will drop ( ⁇ V) due to the influence of parasitic capacitance.
- the common line 190 changes from the lower first common voltage.
- Level to the higher second common level there is a rising edge, which will affect the charging voltage of the corresponding pixel 150, which can offset at least part of the drop ( ⁇ V); the storage capacitor can be increased as much as possible to reduce the reverse voltage formation Flicker, and increase the voltage maintenance rate to reduce the voltage dropped by the electrode of the pixel 150.
- the common line 190 corresponding to the Nth gate line 140 is turned on for the first time, and the Nth gate line 140 is also turned on.
- the common line 190 corresponding to the Nth gate line 140 is opened, the Nth gate line 140 is also opened.
- the gate line 140 is opened, the parasitic capacitance will redistribute the reverse voltage.
- the charging voltage of the electrode 150 will have a drop ( ⁇ V).
- the common line 190 has the effect of shielding the electric field.
- the electric field is formed between the electrode of the pixel 150 and the common line 190.
- the opening of the common line 190 reduces the electric field formed on the electrode of the pixel 150 and the data. Between the lines 130, the storage capacitor is also increased to offset the drop ( ⁇ V).
- the starting time of the second time and the closing time of the N+1th gate line 140 are the same time.
- the turn-off time of the N+1th gate line 140 is also the start time of the second time.
- the common line 190 changes from a lower first common level to a higher The second common level, which has a rising edge, will affect the charging voltage of the corresponding pixel 150, which can offset at least part of the drop ( ⁇ V); at the same time, it can also offset a part of the influence of signal fluctuations on the electrode of the pixel 150, so that the driving The voltage tends to be more stable.
- each pixel 150 includes a pixel 150 electrode, the same common line 190 connects two adjacent pixels 150 to form a pixel group 160, and the pixel group 160 includes first pixels 161 connected to different data lines 130 And the second pixel 162; wherein the electrode of the pixel 150 of the first pixel 161 of the pixel group 160 overlaps the common line 190 to form a first overlap region 170; the first overlap region 170 of the first pixel 161 forms the first common line 190
- the storage capacitor is Cst1, the pixel capacitor Clc1 of the first pixel 161, the parasitic capacitance formed by the pixel 150 electrode of the first pixel 161 and the current gate line is Cgs1; the first common level corresponding to the first time is Vcom, The second common level corresponding to the second time is V'com;
- the pixel 150 electrode of the second pixel 162 of the pixel group 160 overlaps with the same common line 190 corresponding to the first pixel 161 to form a second overlap area 180; the second overlap area 180 of the second pixel 162 overlaps the common line 190
- ⁇ V’1 (VGH-VGL)*Cgs2/(Cgs+Cst+Clc)
- ⁇ V”1 (V’com-Vcom)*Cst2/(Cgs+Cst+Clc)
- the period of the first time is three times the period of the turn-on time of one gate line 140.
- the charging voltage of the electrode of the pixel 150 will drop ( ⁇ V), and the first turn-on period is when one gate line 140 is turned on. Three times the time period, close to or even completely offset ⁇ V, making the driving voltage of the pixel 150 more stable.
- At3, ⁇ V2 (Vcom-V’com)*Cst2/(Cgs+Cst+Clc)
- the present application also discloses a display panel 110 using the above driving method, which includes a plurality of data lines 130, a plurality of gate lines 140, a plurality of pixels 150, and a plurality of common lines 190.
- the data lines 130 and the gate lines 140 are interleaved with each other.
- Each pixel 150 is driven by the corresponding data line 130 and the gate line 140, and each pixel 150 corresponds to a pixel electrode; each common line 190 is arranged on the upper and lower gates.
- the pixel group 160 includes a first pixel 161 and a second pixel 162; the first pixel 161 and the second pixel 162 have different data
- the line 130 is connected to the gate line 140; wherein, the common line 190 overlaps with the pixel electrode of the first pixel 161 corresponding to the previous gate line 140 to form a first overlap region 170; the common line 190 corresponds to the next gate line 140
- the pixel electrodes of the second pixel 162 overlap to form a second overlap area 180. .
- the two pixels 150 corresponding to the same common line 190 corresponding to the upper and lower gate lines 140 are respectively formed with storage capacitors. Both sides of the common line 190 can have the effect of shielding the electric field.
- the electric field is formed on the electrode of the pixel 150 and the common line.
- this pixel 150 design makes it possible to realize the above-mentioned driving method, reduce or even eliminate the redistribution effect of parasitic capacitance on the liquid crystal capacitance and storage capacitance, which causes the display panel 110 to flicker. Increase the aperture ratio, improve the penetration rate of liquid crystal molecules, and achieve large visual role deviation.
- the common line 190 includes a main common line 200 and an auxiliary common line 210 that are connected to each other.
- the main common line 200 and the data line 130 are arranged to cross each other, and the auxiliary common line 210 and the data line 130 are arranged in parallel. It overlaps the pixel 150 electrode of the first pixel 161 and the pixel 150 electrode of the second pixel 162 to form a first main overlap area 220 and a second main overlap area 230, respectively.
- the auxiliary common line 210 includes a first auxiliary common line 240 and a second auxiliary common line 240.
- the auxiliary common line 250, the pixel 150 electrode of the first pixel 161 and the first auxiliary common line 240 form a first auxiliary overlapping area 260, and the pixel 150 electrode of the second pixel 162 and the second auxiliary common line 250 form a second auxiliary overlapping area 270 .
- the common line 190 is divided into a main common line 200 and an auxiliary common line 210.
- the main common line 200 and the data line 130 are alternately arranged, the added auxiliary common line 210 is parallel to the data line 130, and the main common line 200 is parallel to the auxiliary common line.
- the interconnection of the lines 210 can reduce the influence of the electrodes of the pixel 150 on the voltage on the data line 130, causing so-called crosstalk and thus affecting the image quality. In addition, it can also reduce the interference caused by the parasitic capacitance generated by the gate line 140 and the electrode of the pixel 150.
- the display panel 110 causes the influence of display flicker.
- first auxiliary common line 240 and the second auxiliary common line 250 are a straight line.
- first auxiliary common line 240 and the second auxiliary common line 250 are a straight line, which is more convenient and time-saving in the manufacturing process.
- first auxiliary common lines 240 which are respectively arranged on both sides of the first pixel 161 near the data line 130.
- the two first auxiliary common lines 240 and the pixel 150 electrode of the first pixel 161 Are overlapped to form two overlapping areas;
- there are two second auxiliary common lines 250 which are respectively arranged on both sides of the second pixel 162 near the data line 130.
- the two second auxiliary common lines 250 and the second pixel 162 The electrodes of the pixels 150 overlap to form two overlapping regions; the two second auxiliary common lines 250 and the two first auxiliary common lines 240 form two straight lines.
- both sides of the common common line 190 can have the effect of shielding the electric field.
- the electric field is formed between the electrode of the pixel 150 and the common line 190, which reduces the formation of the electric field between the electrode of the pixel 150 and the data line 130.
- the gate electrode and the electrode of the pixel 150 are prone to generate parasitic capacitance Cgs.
- the reverse voltage generated by the parasitic capacitance Cgs will redistribute the storage capacitor and the liquid crystal capacitor.
- This application uses the pixel The space on both sides of the electrode 150 forms a storage capacitor Cst.
- the two pixels 150 in the pixel group 160 correspond to different data lines 130, which better guarantees the data driving voltage of each pixel 150 and prevents the load of the pixel 150 electrode itself from causing data With the decrease of the voltage, an electric field is formed between the electrode of the pixel 150 and the gate line 140.
- the auxiliary common line 210 is provided on both sides of the first pixel 161 and the second pixel 162, and is connected to the pixels of the first pixel 161 and the second pixel 162.
- the 150 electrodes all form an overlapping area to increase the storage capacitance and increase the pixel openings to increase the light output of the liquid crystal display.
- a first safety distance is provided between the first auxiliary common line 240 and the pixel 150 electrode of the first pixel 161; a second safety distance is provided between the auxiliary common line 210 and the corresponding data line 130.
- an electric field will be generated between the electrode of the pixel 150 and the auxiliary common line 210. If the distance is too close, the generated electric field will be relatively strong, which will affect the transmission of the data voltage signal, causing voltage instability and affecting the display of the screen.
- the safety distance prevents the influence of the electric field, reduces the crosstalk phenomenon, and prevents the image quality of the display panel 110 from being affected.
- a driving circuit 120 drives the above-mentioned display panel 110.
- the driving circuit 120 includes: a gate driving circuit 121, which outputs a gate driving signal to the gate line 140 corresponding to the display panel 110; wherein, the common line A signal period of the common level signal of 190 includes a first time and a second time.
- the first time corresponds to the first common level
- the second time corresponds to the second common level; the first common level in the first time
- the voltage value is less than the voltage value of the second common level in the second time;
- the common line 190 corresponding to the Nth gate line 140 is turned on at the first time no later than the corresponding Nth gate line 140 is turned on; second The opening time is later than the closing time of the N+1th gate line.
- the driving circuit 120 is used to drive the display panel 110, and the gate driving circuit 121 in the driving circuit 120 outputs a signal to the gate line 140 corresponding to the display panel 110, and outputs a corresponding signal to turn on the corresponding gate line 140.
- the electrode driving signal cycle is divided into three time periods, which output different levels respectively. Because of the influence of the reverse voltage caused by the parasitic capacitance generated by the pixel 150 electrode and the gate line 140, the voltage pull-down time is set in different time periods to form The correct circuit can solve the flicker caused by reverse voltage.
- a display device 100 including the above-mentioned display panel 110 and a driving circuit 120, and the driving circuit 120 drives the display panel 110.
- the technical solution of this application can be widely used in various display panels, such as TN-type display panels (the full name is Twisted Nematic, that is, twisted nematic panels), IPS-type display panels (In-Plane Switching), and VA-type displays Panel (Vertical Alignment, vertical alignment technology), MVA type display panel (Multi-domain Vertical Alignment, multi-quadrant vertical alignment technology), of course, can also be other types of display panels, such as organic light-emitting diodes , Referred to as OLED display panel), all of the above solutions are applicable.
- TN-type display panels the full name is Twisted Nematic, that is, twisted nematic panels
- IPS-type display panels In-Plane Switching
- VA-type displays Panel Very Alignment, vertical alignment technology
- MVA type display panel Multi-domain Vertical Alignment, multi-quadrant vertical alignment technology
- OLED display panel organic light-emitting diodes
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
Claims (19)
- 一种驱动方法,应用于显示面板,所述显示面板包括:多条数据线;多条栅极线,所述栅极线和所述数据线互相交错;多个像素,分别由对应的数据线和栅极线驱动,每个像素包括对应的像素电极;以及多条公共线,分别设置在上下两条栅极线之间,所述公共线与上一条栅极线对应的像素的像素电极重叠;并与下一条栅极线对应的像素的像素电极重叠;所述驱动方法包括输出栅极驱动信号给所述显示面板对应的栅极线的步骤;其中,所述公共线的公共电平信号的一个信号周期包括第一时间和第二时间,所述第一时间对应第一公共电平,所述第二时间对应第二公共电平;所述第一时间内的第一公共电平的电压值小于所述第二时间内的第二公共电平的电压值;对应第N条栅极线的公共线,所述第一时间的起始时刻不晚于对应的第N条栅极线打开时刻;所述第二时间的起始时刻不早于所述第N+1条栅极线的关闭时刻;N为大于等于1的自然数。
- 如权利要求1所述的一种驱动方法,其中,在同一时刻,对应第N条栅极线的公共线在所述第一时间打开,所述第N条栅极线也打开。
- 如权利要求1所述的一种驱动方法,其中,所述第二时间的起始时刻与所述第N+1条栅极线的关闭时刻为同一时刻。
- 如权利要求1所述的一种驱动方法,其中,所述每个像素包括一个像素电极,同一公共线连接相邻的两个像素为一像素组,所述像素组包括第一像素和第二像素,所述第一像素和所述第二像素与不同的数据线和栅极线连接;其中,所述像素组的第一像素的像素电极与所述公共线重叠,形成第一重叠区;所述第一像素的第一重叠区与所述公共线形成的第一存储电容为Cst1,所述第一像素的像素电容为Clc1,所述第一像素的像素电极与第N条栅极线形成的寄生电容为Cgs1;所述第一时间对应的第一公共电平为Vcom,所述第二时间对应的第二公共电平为V’com;所述栅极开启时间的高电平的电压值为VGH,所述栅极关闭低电平的电压值为VGL;Cst1=(VGH-VGL)*Cgs1/(V’com-Vcom)。
- 如权利要求4所述的一种驱动方法,其中,所述第一时间的周期时间为一条栅极线开启时间的周期的三倍。
- 如权利要求4所述的一种驱动方法,其中,所述像素组的第二像素的像素电极与第一像素对应的同一公共线重叠,形成第二重叠区;所述第二像素的第二重叠区与所述公共线 形成的第二存储电容为Cst2,所述第二像素的像素电容为Clc2,所述第二像素的像素电极与第N+1条栅极线形成的寄生电容为Cgs2;Cst2=(VGH-VGL)*Cgs2/(V’com-Vcom)。
- 一种使用如权利要求1所述的驱动方法的显示面板,包括:多条数据线;多条栅极线,所述栅极线和所述数据线互相交错;多个像素,分别由对应的数据线和栅极线驱动,每个像素包括对应的像素电极;以及多条公共线,分别设置在上下两条栅极线之间;其中,同一公共线相邻的两个像素为一个像素组,所述像素组包括第一像素和第二像素;所述第一像素和所述第二像素与不同的数据线和栅极线连接;其中,所述公共线与上一条栅极线对应的第一像素的像素电极重叠,形成第一重叠区;所述公共线与下一条栅极线对应的第二像素的像素电极重叠,形成第二重叠区。
- 如权利要求7所述的一种显示面板,其中,所述公共线包括相互导通的主公共线和辅公共线;所述主公共线与所述数据线交叉设置,所述辅公共线与所述数据线平行设置;所述主公共线与所述第一像素的像素电极以及第二像素的像素电极重叠,分别形成第一主重叠区和第二主重叠区;所述辅公共线包括第一辅公共线和第二辅公共线,所述第一像素的像素电极与所述第一辅公共线形成第一辅重叠区,所述第二像素的像素电极与所述第二辅公共线形成第二辅重叠区。
- 如权利要求8所述的一种显示面板,其中,所述第一辅公共线为两条,分别设置在所述第一像素的两侧靠近数据线的位置,两条第一辅公共线与所述第一像素的像素电极都重叠,形成两个重叠区;所述第二辅公共线为两条,分别设置在所述第二像素的两侧靠近数据线的位置,两条第二辅公共线与所述第二像素的像素电极都重叠,形成两个重叠区。
- 如权利要求9所述的一种显示面板,其中,第一辅公共线与第二辅公共线为一条直线。
- 如权利要求9所述的一种显示面板,其中,两条所述第二辅助公共线与两条所述第一辅公共线形成两条直线。
- 如权利要求8所述的一种显示面板,其中,所述第一辅公共线与所述第一像素的像素电极之间设有第一安全距离。
- 如权利要求8所述的一种显示面板,其中,所述辅公共线与对应的数据线之间设有 第二安全距离。
- 一种驱动电路,驱动显示面板,所述显示面板包括:多条数据线;多条栅极线,所述栅极线和所述数据线互相交错;多个像素,分别由对应的数据线和栅极线驱动,每个像素对应一个像素电极;以及多条公共线,分别设置在上下两条栅极线之间;其中,同一公共线相邻的两个像素为一个像素组,所述像素组包括第一像素和第二像素;所述第一像素和所述第二像素与不同的数据线和栅极线连接;其中,所述公共线与上一条栅极线对应的第一像素的像素电极重叠,形成第一重叠区;所述公共线与下一条栅极线对应的第二像素的像素电极重叠,形成第二重叠区。所述驱动电路包括:栅极驱动电路,输出栅极驱动信号给所述显示面板对应的栅极线;其中,所述公共线的公共电平信号的一个信号周期包括第一时间和第二时间,所述第一时间对应第一公共电平,所述第二时间对应第二公共电平;所述第一时间内的第一公共电平的电压值小于所述第二时间内的第二公共电平的电压值;对应第N条栅极线的公共线,所述第一时间打开不晚于对应的第N条栅极线打开;所述第二时间打开晚于所述第N+1条栅线的关闭时刻;N为大于等于1的自然数。
- 如权利要求14所述的一种驱动电路,其中,对应第N条栅极线的公共线在所述第一时间打开,所述第N条栅极线也打开。
- 如权利要求14所述的一种驱动电路,其中,所述第二时间的起始时刻与所述第N+1条栅极线的关闭时刻为同一时刻。
- 如权利要求14所述的一种驱动电路,其中,所述每个像素包括一个像素电极,同一公共线连接相邻的两个像素为一像素组,所述像素组包括第一像素和第二像素,所述第一像素和所述第二像素与不同的数据线和栅极线连接;其中,所述像素组的第一像素的像素电极与所述公共线重叠,形成第一重叠区;所述第一像素的第一重叠区与所述公共线形成的第一存储电容为Cst1,所述第一像素的像素电容为Clc1,所述第一像素的像素电极与第N条栅极线形成的寄生电容为Cgs1;所述第一时间对应的第一公共电平为Vcom,所述第二时间对应的第二公共电平为V’com;所述栅极开启时间的高电平的电压值为VGH,所述栅极关闭低电平的电压值为VGL;Cst1=(VGH-VGL)*Cgs1/(V’com-Vcom)。
- 如权利要求14所述的一种驱动电路,其中,所述第一时间的周期时间为一条栅极线开启时间的周期的三倍。
- 如权利要求14所述的一种驱动电路,其中,所述像素组的第二像素的像素电极与第一像素对应的同一公共线重叠,形成第二重叠区;所述第二像素的第二重叠区与所述公共线形成的第二存储电容为Cst2,所述第二像素的像素电容为Clc2,所述第二像素的像素电极与第N+1条栅极线形成的寄生电容为Cgs2;Cst2=(VGH-VGL)*Cgs2/(V’com-Vcom)。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/461,371 US11341929B2 (en) | 2019-01-30 | 2019-02-20 | Driving method, display panel and driving circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910089177.6 | 2019-01-30 | ||
CN201910089177.6A CN109859705A (zh) | 2019-01-30 | 2019-01-30 | 一种驱动方法、显示面板和驱动模块 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020155219A1 true WO2020155219A1 (zh) | 2020-08-06 |
Family
ID=66897008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/075520 WO2020155219A1 (zh) | 2019-01-30 | 2019-02-20 | 驱动方法、显示面板和驱动电路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11341929B2 (zh) |
CN (1) | CN109859705A (zh) |
WO (1) | WO2020155219A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114387936A (zh) * | 2022-02-17 | 2022-04-22 | 深圳市华星光电半导体显示技术有限公司 | 一种像素结构及显示面板 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080180370A1 (en) * | 2007-01-25 | 2008-07-31 | Au Optronics Corporation | Liquid Crystal Display and Driving Method Thereof |
CN101364021A (zh) * | 2008-09-26 | 2009-02-11 | 昆山龙腾光电有限公司 | 液晶显示装置及液晶显示装置的驱动方法 |
CN106681040A (zh) * | 2017-03-28 | 2017-05-17 | 京东方科技集团股份有限公司 | 显示面板的驱动方法和驱动装置 |
CN108257576A (zh) * | 2018-04-04 | 2018-07-06 | 昆山龙腾光电有限公司 | 阵列基板及其驱动方法和液晶显示装置及其驱动方法 |
CN109116641A (zh) * | 2018-10-22 | 2019-01-01 | 重庆惠科金渝光电科技有限公司 | 显示面板和显示装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100840326B1 (ko) * | 2002-06-28 | 2008-06-20 | 삼성전자주식회사 | 액정 표시 장치 및 그에 사용되는 박막 트랜지스터 기판 |
KR101048700B1 (ko) * | 2004-04-30 | 2011-07-12 | 엘지디스플레이 주식회사 | 액정표시장치 및 그 구동방법 |
US8836621B2 (en) * | 2004-12-15 | 2014-09-16 | Nlt Technologies, Ltd. | Liquid crystal display apparatus, driving method for same, and driving circuit for same |
CN101893774B (zh) * | 2009-05-22 | 2014-12-10 | 上海天马微电子有限公司 | 液晶显示面板及其制造方法 |
EP2492784B1 (en) * | 2011-02-25 | 2021-02-24 | LG Display Co., Ltd. | Touch sensor integrated display device |
CN103092377B (zh) | 2011-11-01 | 2016-01-06 | 群康科技(深圳)有限公司 | 触控面板及应用其触控面板的触控显示器 |
CN106094377A (zh) * | 2016-07-25 | 2016-11-09 | 深圳市华星光电技术有限公司 | 一种阵列基板及液晶显示面板 |
CN109188796B (zh) * | 2018-10-29 | 2020-01-07 | 惠科股份有限公司 | 阵列基板以及显示面板 |
-
2019
- 2019-01-30 CN CN201910089177.6A patent/CN109859705A/zh active Pending
- 2019-02-20 US US16/461,371 patent/US11341929B2/en active Active
- 2019-02-20 WO PCT/CN2019/075520 patent/WO2020155219A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080180370A1 (en) * | 2007-01-25 | 2008-07-31 | Au Optronics Corporation | Liquid Crystal Display and Driving Method Thereof |
CN101364021A (zh) * | 2008-09-26 | 2009-02-11 | 昆山龙腾光电有限公司 | 液晶显示装置及液晶显示装置的驱动方法 |
CN106681040A (zh) * | 2017-03-28 | 2017-05-17 | 京东方科技集团股份有限公司 | 显示面板的驱动方法和驱动装置 |
CN108257576A (zh) * | 2018-04-04 | 2018-07-06 | 昆山龙腾光电有限公司 | 阵列基板及其驱动方法和液晶显示装置及其驱动方法 |
CN109116641A (zh) * | 2018-10-22 | 2019-01-01 | 重庆惠科金渝光电科技有限公司 | 显示面板和显示装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114387936A (zh) * | 2022-02-17 | 2022-04-22 | 深圳市华星光电半导体显示技术有限公司 | 一种像素结构及显示面板 |
CN114387936B (zh) * | 2022-02-17 | 2023-05-02 | 深圳市华星光电半导体显示技术有限公司 | 一种像素结构及显示面板 |
Also Published As
Publication number | Publication date |
---|---|
US20210327389A1 (en) | 2021-10-21 |
CN109859705A (zh) | 2019-06-07 |
US11341929B2 (en) | 2022-05-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10670930B2 (en) | Liquid crystal display capable of preventing display defect and rubbing failure | |
US7907106B2 (en) | Liquid crystal display and driving method thereof | |
KR102473306B1 (ko) | 표시 장치 | |
WO2010021210A1 (ja) | アクティブマトリクス基板、液晶パネル、液晶表示装置、液晶表示ユニット、テレビジョン受像機 | |
CN100578329C (zh) | 液晶显示装置、像素结构及其驱动方法 | |
KR100937850B1 (ko) | 액정 표시 장치 | |
US9640123B2 (en) | Display driving method using overlapping scan mode to reduce coupling effect | |
WO2021103130A1 (zh) | 像素驱动电路和液晶显示面板 | |
WO2020155215A1 (zh) | 显示面板、驱动方法和显示装置 | |
US20100001988A1 (en) | Liquid crystal display with improved aperture ratio and resolution | |
WO2010024049A1 (ja) | アクティブマトリクス基板、液晶パネル、液晶表示装置、液晶表示ユニット、テレビジョン受像機 | |
CN109215577A (zh) | 一种驱动电路、驱动方法和显示面板 | |
KR102039410B1 (ko) | 액정 디스플레이 장치와 이의 구동방법 | |
WO2011104947A1 (ja) | 液晶表示装置、テレビジョン受像機、液晶表示装置の表示方法 | |
KR102278192B1 (ko) | 액정표시장치 | |
WO2020155219A1 (zh) | 驱动方法、显示面板和驱动电路 | |
WO2020155217A1 (zh) | 驱动方法、显示面板和驱动电路 | |
CN201222151Y (zh) | 液晶显示装置及其像素结构 | |
US11335286B2 (en) | Display panel and display device for solving uneven brightness of display panel | |
WO2020155218A1 (zh) | 显示面板、驱动方法和驱动电路 | |
KR20120068673A (ko) | 액정표시장치와 이의 구동방법 | |
KR102354531B1 (ko) | 액정 표시 장치 | |
TW201525979A (zh) | 顯示裝置 | |
KR20120002048A (ko) | 액정표시장치와 이의 제조방법 | |
KR102524416B1 (ko) | 표시장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19913950 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19913950 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19913950 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 24.01.2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 19913950 Country of ref document: EP Kind code of ref document: A1 |