WO2019080290A1 - 显示面板及其应用的显示装置 - Google Patents

显示面板及其应用的显示装置

Info

Publication number
WO2019080290A1
WO2019080290A1 PCT/CN2017/115839 CN2017115839W WO2019080290A1 WO 2019080290 A1 WO2019080290 A1 WO 2019080290A1 CN 2017115839 W CN2017115839 W CN 2017115839W WO 2019080290 A1 WO2019080290 A1 WO 2019080290A1
Authority
WO
WIPO (PCT)
Prior art keywords
line segment
driving
driving line
display panel
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2017/115839
Other languages
English (en)
French (fr)
Inventor
黄北洲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to US16/758,127 priority Critical patent/US11145681B2/en
Publication of WO2019080290A1 publication Critical patent/WO2019080290A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of flexible or folded printed circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441—Interconnections, e.g. scanning lines
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/02—Composition of display devices
    • G09G2300/023—Display panel composed of stacked panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09227—Layout details of a plurality of traces, e.g. escape layout for Ball Grid Array [BGA] mounting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09236—Parallel layout
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10128—Display
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Definitions

  • the present application relates to a circuit structure in a display, and more particularly to an array circuit of a display panel and a display device thereof.
  • LCDs Liquid crystal displays
  • driving technology With the improvement of driving technology, they have the advantages of low power consumption, light weight, low voltage driving, etc., and have been widely used in video recording and playback.
  • the gate driver circuit When the panel of the active switch-liquid crystal display (TFT-LCD) is normally displayed, the gate driver circuit (Gate driver) is required to be combined with the gate line (gate line), the source driver line (Source Driver) and the data line (data line).
  • a common electrode color film common electrode, CF Com
  • the pixel electrode signal is supplied by the data line after being turned on by the active switch (TFT).
  • the storage electrode signal is supplied from an array sharing line (AA Com) at the periphery of the effective display area to form a storage capacitor (Cst) with the pixel electrode.
  • the color film common electrode signal is supplied to the color filter substrate by a common voltage line of an array substrate (Wire On Array, WOA), and a liquid crystal capacitor (Clc) is formed between the color film common electrode and the pixel electrode.
  • the gate drive circuit, the gate line and the data line are often fabricated on the same display substrate, and the display substrate and the flip chip for transmitting the gate drive signal are used by the array line (Chip On Film, COF) connection.
  • the array lines include: Class A traces that provide a common voltage to the color filter substrate; Class B traces that provide power drive signals to the chip; and Class C traces that provide a working signal to the chip.
  • the signal of the gate line is transmitted to the chips (Chip) and integrated circuit (IC) of each level step by step through the array line, so the power driving signal supplied to the chip/integrated circuit through the class B trace cannot be distorted.
  • these chips are required / The resistance of Class B traces of integrated circuits is reduced.
  • the space of the array line becomes smaller and smaller, which also causes the wiring space of the driving traces of the chips/integrated circuits to become smaller and smaller, and the wiring is thinner. Not only is it getting thinner and longer, but the corresponding impedance value is greater. Not only the drive signal is seriously distorted, but also affects the display panel uniformity.
  • an object of the present invention is to provide a display panel capable of reducing the resistance of a type B trace of a wire array (WOA) in a narrow bezel, thereby improving product quality and improving Product reliability and service life.
  • WOA wire array
  • a display panel includes: a first substrate having a display area and a wiring area, wherein a plurality of active switches and a plurality of pixel units are disposed in a display area of the first substrate, the plurality of pixel units respectively
  • the second substrate is disposed opposite to the first substrate; the first driving line segment is disposed on the wiring area of the first substrate; and the second driving line segment is disposed on the first a wiring area of the substrate; a flexible circuit board having a first line; and a first guiding unit connecting the first line to the first driving line segment and the second driving line segment; wherein the softness
  • the circuit board includes a second line that is connected to the first line to form a parallel line.
  • the second line is electrically coupled to the plurality of virtual bit connection units and the first connection unit, respectively.
  • the second line is electrically connected to the plurality of dummy bit guiding units and the first connecting unit by a single layer metal wiring method or a double layer metal wiring manner.
  • the first driving line segment includes a first circuit pin and a second circuit pin
  • the second driving line segment includes a first circuit pin and a second circuit pin
  • the An extraction unit overlaps the second circuit pin of the first driving line segment and the second driving line segment respectively a circuit pin
  • the first circuit pin of the first driving line segment and the second circuit pin of the second driving line segment are electrically coupled to the plurality of dummy bit guiding units respectively through the second connecting unit .
  • the second connection unit and the plurality of virtual bit connection units are disposed in a single layer metal wiring manner or a double layer metal wiring manner.
  • the first substrate edge is located in the first driving line segment and the first Between an extraction unit and between the second drive line segment and the first connection unit.
  • the first driving line segment and the second driving line segment are respectively electrically coupled to the driving chip, and the driving chip is a source driving chip or a gate driving chip.
  • the driving chip is disposed on the flexible circuit board.
  • the display panel further includes: a plurality of third driving line segments electrically coupled to the plurality of dummy bit guiding units, respectively, to respectively be coupled to the first driving line segment and
  • the two drive segment lines form a parallel circuit.
  • the first driving line segment and the second driving line segment are electrically coupled to the plurality of reduced impedance lines respectively through the first guiding unit and the second guiding unit.
  • the flexible circuit board is a flexible printed circuit film or a flexible printed circuit board.
  • the materials of the first and second dummy cells are selected from the group consisting of aluminum, molybdenum, chromium, and alloys thereof.
  • the material of the second lead-in unit is selected from the group consisting of aluminum, molybdenum, chromium, and alloys thereof.
  • Another object of the present application is a display device comprising: a control unit, and a display panel further comprising the technical features of any of the above embodiments.
  • a display panel comprising: a first substrate having a display area and a wiring area, wherein a plurality of active switches and a plurality of pixel units are disposed in a display area of the first substrate, the plurality of pixels The unit is respectively coupled to the plurality of active switches; the second substrate is opposite to the first substrate a first driving line segment disposed on the wiring area of the first substrate; a second driving line segment disposed on the wiring area of the first substrate; and a flexible circuit board having a first line and a second line, a second line parallel to the first line to form a parallel line; and a first receiving unit connecting the first line to the first driving line segment and the second driving line segment respectively; wherein the first line The driving line segment includes a first circuit pin and a second circuit pin, the second driving line segment includes a first circuit pin and a second circuit pin, and the first guiding unit overlaps the first driving line segment a second circuit pin and a first circuit pin of the second driving line segment; a first circuit pin
  • the application can reduce the resistance of the B-type traces of the Wire On Array (WOA) in the narrow frame, thereby improving the product quality and improving the reliability and service life of the product.
  • WOA Wire On Array
  • FIG. 1a is a schematic diagram of the architecture of an exemplary display device.
  • FIG. 1b is a schematic diagram of a trace of a line array of an exemplary display panel.
  • Figure 1c is a schematic diagram of a Class B trace of an exemplary display panel.
  • FIG. 1d is a schematic diagram of a design of a class B trace and a flexible circuit board trace of an exemplary display panel.
  • FIG. 2 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 3 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 4 is a schematic diagram of a B-type trace with a flexible circuit board trace of a display panel according to an embodiment of the present application. Schematic diagram of the design.
  • FIG. 5 is a schematic diagram of a design of a B-type trace with a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 6 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 7 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 8 is a schematic diagram of a design of a class B trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the present application.
  • the word “comprising” is to be understood to include the component, but does not exclude any other component.
  • “on” means that it is above or below the target component, and does not mean that it must be located at the top based on the direction of gravity. on.
  • FIG. 1a is a schematic diagram of the architecture of an exemplary display device.
  • a display device 200 includes a control board 100 including a Timing Controller (TCON) 101, a printed circuit board 103, and a flexible flat cable passing through the control board 100 (
  • the flexible flat cable (FFC) 102 is connected to each other; the source driving unit 104 and the gate driving unit 105 are disposed in the wiring region 109, and are respectively connected to the data line 104a and the gate line 105a in the display region 106.
  • gate drive unit 105 and source drive unit 104 include, but are not limited to, a form of a flip chip.
  • the driving manner of the display device 200 includes: the system mainboard provides color (for example, R/G/B) compression signals, control signals, and power transmission to the control board 100.
  • the Timing Controller (TCON) 101 on the control board 100 after processing the signals, is transmitted to the printed circuit board through a flexible flat cable (FFC) 102 together with the power source processed by the driving circuit.
  • the gate driving unit 105 and the source driving unit 104 of the 103, the gate driving unit 105 and the source driving unit 104 transmit necessary data and power to the display area 106, thereby causing the display device 200 to obtain a power supply for presenting a picture, signal.
  • FIG. 1b is a schematic diagram of a trace of a line array of an exemplary display panel.
  • circuits such as the driving unit (104, 105), the gate line 105a, and the data line 104a are fabricated on the same display substrate, and the display substrate is used to transmit the driving signal by using the array line 120.
  • the drive units (104, 105) are connected.
  • array line 120 includes a class A trace 120a that transmits a common voltage, a class B trace 120b that provides a power drive signal to the chip, and a class C trace 120c that provides a working signal to the chip.
  • the signal of the gate line 105a is transferred to the chip and the integrated circuit (IC) of the gate driving unit 105 of each level step by step via the array line 120, and thus is supplied to the chip through the class B trace 120b.
  • the power drive signal of the integrated circuit cannot be severely distorted.
  • the array line 120 between the gate drive units 105 e.g., Gate to Gate, G-G
  • G-G Gate to Gate
  • FIG. 1c is a schematic diagram of a class B trace of an exemplary display panel
  • FIG. 1d is a schematic diagram of a design of a class B trace with a flexible circuit board trace of an exemplary display panel.
  • FIG. 1c which illustrates an exemplary array structure of a display panel (B-type trace 120b) having a plurality of drive line segments (B-type traces 120b), each of which includes a plurality of circuit pins and Pilot unit.
  • FIG. 1d which illustrates the structure of the array line of the exemplary display panel and the flexible circuit board 140.
  • the array line (the type B trace 120b) includes a first driving line segment 121 and a second driving line segment 122.
  • the first circuit 141 is disposed on the flexible circuit board 140, and the first driving line segment 121 and the second driving are overlapped by the first guiding unit 151.
  • the circuit pin of the line segment 122 causes the first line 141 to serve as an extension line of the first driving line segment 121 and the second driving line segment 122, and expands the line width and area of the three lines to reduce the resistance of the driving line segment.
  • the existing B-type trace 120b can be configured with a narrower space width and a longer distance. With the existing extended circuit design, the resistance of the B-type trace 120b is still absent. Can be avoided to increase.
  • FIG. 2 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a wiring area including a display area and a periphery thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; the second substrate is disposed opposite to the first substrate; the first driving line segment 121 is disposed on the wiring area of the first substrate; a second driving line segment 122 disposed on the wiring area of the first substrate; a flexible circuit board 140 having a first line 141; a first guiding unit 151 connecting the first line 141 to the first driving The line segment 121 and the second driving line segment 122; wherein the flexible circuit board 140 includes a second line 142 that is connected in parallel with the first line 141 to form a parallel line. So, the said As the extension line of the first driving line segment 121 and the second driving line segment 122, the parallel line expands the line width and area of
  • the flexible circuit board 140 refers to a flexible printed circuit film or a flexible printed circuit board.
  • the second line 142 is electrically coupled to the plurality of dummy bit guiding units 153 and the first receiving unit 151, respectively.
  • the second line 142 is electrically coupled to the plurality of dummy bit guiding units 153 and the first receiving unit 151 in a single layer metal wiring manner.
  • the second line 142 is electrically coupled to the plurality of dummy bit guiding units 153 and the first receiving unit 151 in a double-layer gold ⁇ wiring manner.
  • the first driving line segment 121 includes a first circuit pin 121a and a second circuit pin 121b
  • the second driving line segment 122 includes a first circuit pin 122a and a second circuit pin 122b 1 ⁇ 4 ⁇
  • the first driving unit 151 overlaps the second circuit pin 121b of the first driving line segment 121 and the first circuit pin 122a of the second driving line ⁇ 122; the first driving line segment 121
  • the circuit pin 121a and the second circuit pin 122b of the second driving line segment 122 are electrically coupled to the plurality of dummy bit guiding units 153 via the second guiding unit 152, respectively.
  • the second connection unit 152 and the plurality of virtual bit connection units 153 are disposed in a single layer metal wiring manner.
  • the second connection unit 152 and the virtual bit connection unit 153 are disposed in a double metal wiring manner.
  • the first substrate edge is located in the first driving line segment 121 and the Between the first guiding unit 151 and between the second driving line segment 122 and the first guiding unit 151.
  • the first driving line segment 121 and the second driving line segment 122 are respectively The chip 160 is driven by electrical coupling.
  • the driving chip 160 is a source driving chip or a gate driving chip.
  • the driving chip 160 is disposed on the flexible circuit board 140.
  • the materials of the first guiding unit 151, the second guiding unit 152, and the dummy receiving unit 153 are selected from the group consisting of aluminum, molybdenum, chromium, and alloys thereof.
  • FIG. 3 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a display area including a display area and a peripheral portion thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; the second substrate is disposed opposite to the first substrate; the first driving line segment 121 is disposed on the wiring area of the first substrate; The second driving line segment 122 is disposed on the wiring area of the first substrate; the flexible circuit board 140 has a first line 141 and a second line 142, and the second line 142 is connected to the first line 141 to form a first connecting unit 151 connecting the first line 141 to the first driving line segment 121 and the second driving line segment 122; wherein the first driving line segment 121 and the second driving The line segment 122 is electrically coupled to the plurality of reduced impedance lines 170 through the first and second receiving units 151 and 152, respectively, so
  • FIG. 4 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a wiring area including a display area and a periphery thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches;
  • the first driving line segment 121 is disposed on the wiring area of the first substrate;
  • the second driving line segment 122 is disposed on the first substrate a wiring board 140 having a first line 141 and a second line 142, the second line 142 being connected to the first line 141 to form a parallel line; a first guiding unit 151,
  • the first line 141 is connected to the first driving line segment 121 and the second driving line segment 122 respectively;
  • the first driving line segment 121 and the second driving line segment 122 are electrically coupled to the plurality of virtual bit connecting units 153, respectively, through the first and second guiding units 151 and 152, respectively.
  • the driving line segments 123 are electrically coupled to the plurality of dummy bit routing units 153 to form a parallel circuit with the first driving line segment 121 and the second driving segment line 122, respectively. In this way, the parallel impedance principle of the parallel line can help reduce the resistance of the driving line segment.
  • FIG. 5 is a schematic diagram of a design of a B-type trace with a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a display area including a display area and a periphery thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; a second driving line segment 122 is disposed in the wiring area; a first driving line segment 121 is disposed in the wiring area; a flexible circuit board 140, having a first line 141 and a second line 142, the second line 142 is connected to the first line 141 to form a parallel line; a first guiding unit 151 connecting the first line 141 to the a first driving line segment 121 and a second driving line segment 122; wherein the first driving line segment 121 and the second driving line segment 122 are respectively electrically coupled by the first guiding unit 151 and the second guiding unit 152
  • the first driving line segment 121 and the second driving line segment 122 are respectively electrically coupled by the first guiding unit 151 and
  • Leading unit 153 a plurality of third driving line segments 123 Electrically coupled to the plurality of dummy bit routing units 153 to form a parallel circuit with the first driving line segment 121 and the second driving segment line 122, respectively.
  • the resistance of the drive line segment can be reduced by the impedance reduction circuit 170 and the parallel impedance principle of the parallel line.
  • FIG. 6 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a display area including a display area and a peripheral portion thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; the first driving line
  • the first driving line segment 121 is electrically coupled to the first guiding unit 151 and the second guiding unit 152, and the first connecting unit 151 and the second connection are respectively disposed in the wiring area.
  • a reduced impedance line 170 is disposed between the lead units 152.
  • FIG. 7 is a schematic diagram of a design of a B-type trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a wiring area including a display area and a periphery thereof, and a plurality of active switches and a plurality of a plurality of active switches are disposed in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; a first driving line segment 121 is disposed in the wiring area; and the first driving line segment 121 is electrically connected to the first guiding unit 151
  • the second driving unit 152 is electrically coupled to the plurality of virtual biting units 153; the third driving line segments 123 are electrically coupled to the plurality of dummy bit guiding units 153, respectively, to form with the first driving line segment 121.
  • Parallel circuit is
  • FIG. 8 is a schematic diagram of a design of a class B trace and a flexible circuit board trace of a display panel according to an embodiment of the present application.
  • a display panel includes: a first substrate, a display area and a peripheral wiring area thereof, and a plurality of active switches and a plurality of display areas in the display area of the first substrate a pixel unit, the plurality of pixel units are respectively coupled to the plurality of active switches; a first driving line segment 121 is disposed in the wiring area; and the first driving line segment 121 is electrically connected to the first guiding unit 151
  • the second driving unit 152 is electrically coupled to the plurality of virtual biting units 153; the third driving line segments 123 are electrically coupled to the plurality of dummy bit guiding units 153, respectively, to form with the first driving line segment 121.
  • a reduced impedance line 170 is disposed between the first receiving unit 151 and the second receiving unit 152.
  • FIG. 9 is a schematic structural diagram of a display device according to an embodiment of the present application.
  • a display device 200 of the present application includes: a control unit 190 for transmitting a common voltage, a driving power source and an operation signal through a transmission line, and the control unit 190 includes but is not limited to The timing module, the source driving unit 104 and the gate driving unit 105; and the display surface A board 201 comprising any of the foregoing embodiments.
  • the display panel of the present application may be, for example, a liquid crystal display panel.
  • the display panel may be an OLED display panel, a W-OLED display panel, a QLED display panel, a plasma display panel, or a curved surface. Display panel or other type of display panel.
  • the application can reduce the resistance of the B-type traces of the Wire On Array (WOA) in the narrow frame, thereby improving the product quality and improving the reliability and service life of the product.
  • WOA Wire On Array

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种显示面板及其应用的显示装置（200），显示面板包括：第一基板，具有显示区（106）和布线区（109），在第一基板的显示区（106）设置多个主动开关和多个像素单元，多个像素单元分别耦接于多个主动开关；第二基板，与第一基板相对配置；第一驱动线段（121），设置于第一基板的布线区（109）；第二驱动线段（122），设置于第一基板的布线区（109）；软性电路板（140），具有第一线路（141）和第二线路（142）；以及第一接引单元（151），将第一线路（141）分别连接第一驱动线段（121）及第二驱动线段（122）；第二线路（141）并接第一线路（141）以形成并联线路。

Description

显示面板及其应用的显示装置 技术领域
本申请涉及一种显示器中的电路结构，特别是涉及一种显示面板的阵列线路及其应用的显示装置。
背景技术
液晶显示器(Liquid Crystal Display，LCD)近来已被广泛的运用，随着驱动技术的改良，使其具有低的消耗电功率、薄型量轻、低电压驱动等优点，目前已经广泛的应用在摄录放影机、笔记本电脑、桌上型显示器及各种投影设备上。
主动开关-液晶显示器(TFT-LCD)的面板正常显示时，需要栅级驱动线路(Gate Driver)结合栅极线(Gate line)、源极驱动线路(Source Driver)结合数据线(Data line)配合彩色滤光片基板的共同电极(彩膜共同电极，CF Com)和存储电极。其中像素(pixel)电极信号由数据线通过主动开关(TFT)打开后供给。存储电极信号由有效显示区外围的阵列共享线(AA Com)供给，以与像素电极之间形成存储电容(Cst)。彩膜共同电极信号由阵列基板的阵列线路(Wire On Array，WOA)的共同电压线路供给彩色滤光片基板，彩膜共同电极与像素电极之间形成液晶电容(Clc)。
为了节省成本，经常将栅极驱动电路、栅极线和数据线等电路制作在同一块显示基板上，再利用阵列线路将该显示基板与用于传输栅极驱动信号的覆晶薄膜(Chip On Film，COF)连接。一般而言，阵列线路包括：给彩色滤光片基板共同电压的A类走线；给芯片提供电源驱动信号的B类走线；给芯片提供工作信号的C类走线。然而，栅极线的信号是经由阵列线路，逐层逐级传递至各层级的芯片(Chip)与集成电路(IC)，因此通过B类走线提供给芯片/集成电路的电源驱动信号不能失真严重，在设计上，需将此等芯片/ 集成电路的B类走线的阻值降低。
但是，随着显示面板的窄边框越来越窄的要求，阵列线路的空间也就越来越小，此也造成此等芯片/集成电路的驱动走线的布线空间越来越小，走线不但越来越细，也越来越长，相应的阻抗值就越大。不但造成驱动信号严重失真，亦影响到显示面板显示均齐性。
发明内容
为了解决上述技术问题，本申请的目的在于，提供一种显示面板，能降低在窄边框中的阵列线路(Wire On Array，WOA)的B类走线的阻值，进而提升产品质量，并提高产品的信赖性和使用寿命。
本申请的目的及解决其技术问题是采用以下技术方案来实现的。依据本申请提出的一种显示面板，包括：第一基板，具有显示区和布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第二基板，与所述第一基板相对配置；第一驱动线段，设置于所述第一基板的布线区；第二驱动线段，设置于所述第一基板的布线区；软性电路板，具有第一线路；以及第一接引单元，将所述第一线路分别连接所述第一驱动线段及所述第二驱动线段；其中，所述软性电路板包括第二线路，所述第二线路并接所述第一线路以形成并联线路。
本申请解决其技术问题还可采用以下技术措施进一步实现。
在本申请的一实施例中，述第二线路分别电性耦接多个虚位接引单元与所述第一接引单元。
在本申请的一实施例中，所述第二线路是以单层金属布线方式或双层金属布线方式，电性耦接所述多个虚位接引单元与所述第一接引单元。
在本申请的一实施例中，所述第一驱动线段包括第一电路引脚与第二电路引脚，所述第二驱动线段包括第一电路引脚与第二电路引脚，所述第一接引单元分别搭接所述第一驱动线段的第二电路引脚与所述第二驱动线段的第 一电路引脚；所述第一驱动线段的第一电路引脚与所述第二驱动线段的第二电路引脚分别通过第二接引单元电性耦接所述多个虚位接引单元。
在本申请的一实施例中，所述第二接引单元与所述多个虚位接引单元之间是以单层金属布线方式或双层金属布线方式配置。
在本申请的一实施例中，当所述第一线路分别搭接所述第一驱动线段及所述第二驱动线段时，所述第一基板边缘位于所述第一驱动线段与所述第一接引单元之间，及位于所述第二驱动线段与所述第一接引单元之间。
在本申请的一实施例中，所述第一驱动线段与所述第二驱动线段分别通过电性耦接驱动芯片，所述驱动芯片为源极驱动芯片或栅极驱动芯片。
在本申请的一实施例中，所述驱动芯片设置于所述软性电路板。
在本申请的一实施例中，所述显示面板还包括：多个第三驱动线段，分别电性耦接至所述多个虚位接引单元，以分别与所述第一驱动线段及第二驱动段线形成并联电路。
在本申请的一实施例中，所述第一驱动线段与所述第二驱动线段通过所述第一接引单元与第二接引单元，分别电性耦接至多个降阻抗线路。
在本申请的一实施例中，所述软性电路板为可挠性印刷电路薄膜或柔性印刷电路板。
在本申请的一实施例中，所述第一接引单元和所述多个虚位接引单元的材料选自铝、钼、铬及其合金所组成的群组。
在本申请的一实施例中，所述第二接引单元的材料选自铝、钼、铬及其合金所组成的群组。
本申请的另一目的为一种显示装置，包括：控制部件、还包括上述任何一种实施例的技术特征的显示面板。
本申请的另一目的为一种显示面板，包括：第一基板，具有显示区和布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第二基板，与所述第一基板相对 配置；第一驱动线段，设置于所述第一基板的布线区；第二驱动线段，设置于所述第一基板的布线区；软性电路板，具有第一线路与第二线路，所述第二线路并接所述第一线路以形成并联线路；以及第一接引单元，将所述第一线路分别连接所述第一驱动线段及所述第二驱动线段；其中，所述第一驱动线段包括第一电路引脚与第二电路引脚，所述第二驱动线段包括第一电路引脚与第二电路引脚，所述第一接引单元分别搭接所述第一驱动线段的第二电路引脚与所述第二驱动线段的第一电路引脚；所述第一驱动线段的第一电路引脚与所述第二驱动线段的第二电路引脚分别通过第二接引单元电性耦接所述多个虚位接引单元；所述第一驱动线段与所述第二驱动线段通过所述第一接引单元与第二接引单元，分别电性耦接至多个降阻抗线路；多个第三驱动线段分别电性耦接至所述多个虚位接引单元，以分别与所述第一驱动线段及第二驱动段线形成并联电路。
本申请能降低在窄边框中的阵列线路(Wire On Array，WOA)的B类走线的阻值，进而提升产品质量，并提高产品的信赖性和使用寿命。
附图说明
图1a为范例性的显示装置的架构示意图。
图1b为范例性的显示面板的线路阵列的走线示意图。
图1c为范例性的显示面板的B类走线示意图。
图1d为范例性的显示面板的B类走线配合软性电路板走线的设计示意图。
图2为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图3为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图4为依据本申请一实施例的显示面板的B类走线配合软性电路板走线 的设计示意图。
图5为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图6为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图7为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图8为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
图9为依据本申请一实施例的显示装置的架构示意图。
具体实施方式
以下各实施例的说明是参考附加的图式，用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本申请，而非用以限制本申请。
附图和说明被认为在本质上是示出性的，而不是限制性的。在图中，结构相似的单元是以相同标号表示。另外，为了理解和便于描述，附图中示出的每个组件的尺寸和厚度是任意示出的，但是本申请不限于此。
在附图中，为了清晰起见，夸大了层、膜、面板、区域等的厚度。在附图中，为了理解和便于描述，夸大了一些层和区域的厚度。将理解的是，当例如层、膜、区域或基底的组件被称作“在”另一组件“上”时，所述组件可以直接在所述另一组件上，或者也可以存在中间组件。
另外，在说明书中，除非明确地描述为相反的，否则词语“包括”将被理解为意指包括所述组件，但是不排除任何其它组件。此外，在说明书中，“在......上”意指位于目标组件上方或者下方，而不意指必须位于基于重力方向的顶部 上。
为更进一步阐述本申请为达成预定发明目的所采取的技术手段及功效，以下结合附图及实施例，对依据本申请提出的一种显示面板及其应用的显示装置，其具体实施方式、结构、特征及其功效，详细说明如后。
图1a为范例性的显示装置的架构示意图。请参照图1a，一种显示装置200包括：控制板100，所述控制板100包括时序模块(Timing Controller，TCON)101；印刷电路板103，与所述控制板100之间通过柔性扁平电缆(Flexible Flat Cable，FFC)102相连接；源极驱动单元104与栅极驱动单元105配置于布线区109，分别与显示区106内的数据线104a及栅极线105a连接。在一些实施例中，栅极驱动单元105及源极驱动单元104包括但不限制为覆晶薄膜形式。
显示装置200的驱动方式包括：系统主板提供颜色(例如：R/G/B)压缩信号、控制信号及电源传输至控制板100。控制板100上的时序控制器(Timing Controller，TCON)101于处理此等信号后，连同被驱动电路处理的电源，通过柔性扁平电缆(Flexible Flat Cable，FFC)102，一并传输至印刷电路板103的栅极驱动单元105及源极驱动单元104，栅极驱动单元105及源极驱动单元104将必要性的数据与电源传输于显示区106，从而使得显示装置200获得呈现画面需求的电源、信号。
图1b为范例性的显示面板的线路阵列的走线示意图。请配合参阅图1a以利于理解。在某些实施例中，将驱动单元(104，105)、栅极线105a和数据线104a等电路会制作在同一块显示基板上，再利用阵列线路120将显示基板与用于传输驱动信号的驱动单元(104，105)连接。一般而言，阵列线路120包括：传输共同电压的A类走线120a；给芯片提供电源驱动信号的B类走线120b；给芯片提供工作信号的C类走线120c。
然而，栅极线105a的信号是经由阵列线路120，逐层逐级传递至各层级的栅极驱动单元105的芯片(Chip)与集成电路(IC)，因此通过B类走线120b提供给芯片/集成电路的电源驱动信号不能失真严重。但实际使用上，由 于栅极驱动单元105之间(例如Gate to Gate，G-G)的阵列线路120存在阻抗，故阵列线路120越长，相应的阻抗值就越大，这会让显示信号爬升和幅值。故在设计上，需将此等芯片/集成电路的B类走线120b的阻值降低。
图1c为范例性的显示面板的B类走线示意图，及图1d为范例性的显示面板的B类走线配合软性电路板走线的设计示意图。请参照图1c，其绘示范例性的显示面板的阵列线路结构(B类走线120b)，其具有多个驱动线段(B类走线120b)，每一驱动线段包括多个电路引脚及接引单元。请同时参阅图1d，其绘示范例性的显示面板的阵列线路配合软性电路板140走线的结构，阵列线路(B类走线120b)包括第一驱动线段121与第二驱动线段122，此二者皆设置于第一基板的周围布线区109；所述软性电路板140上设置有第一线路141，其通过第一接引单元151以搭接第一驱动线段121与第二驱动线段122的电路引脚，使所述第一线路141作为所述第一驱动线段121及第二驱动线段122的延伸线路，扩张三者彼此的线宽及面积，以降低驱动线段的阻值。然而，对于尺寸越大，边框越窄的显示器，现有的B类走线120b可配置空间宽度越窄，距离越长，以现有的延伸线路设计，B类走线120b的阻值仍无可避免的增大。
图2为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图2，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第二基板，与所述第一基板相对配置；第一驱动线段121，设置于所述第一基板的布线区；第二驱动线段122，设置于所述第一基板的布线区；软性电路板140，具有第一线路141；第一接引单元151，将所述第一线路141分别连接所述第一驱动线段121及所述第二驱动线段122；其中，所述软性电路板140包括第二线路142，所述第二线路142并接所述第一线路141以形成并联线路。如此，所述 并联线路作为所述第一驱动线段121及第二驱动线段122的延伸线路，扩张三者彼此的线宽及面积，而且通过并联线路的并联阻抗原理，相对较能辅助降低驱动线段的阻值。
在一些实施例中，所述软性电路板140是指可挠性印刷电路薄膜或柔性印刷电路板。
在一些实施例中，所述第二线路142分别电性耦接多个虚位接引单元153与所述第一接引单元151。
在一些实施例中，所述第二线路142是以单层金属布线方式，电性耦接多个虚位接引单元153与所述第一接引单元151。
在一些实施例中，所述第二线路142是以双层金属布线方式，电性耦接所述多个虚位接引单元153与所述第一接引单元151。
在一些实施例中，所述第一驱动线段121包括第一电路引脚121a与第二电路引脚121b，所述第二驱动线段122包括第一电路引脚122a与第二电路引脚122b，所述第一接引单元151分别搭接所述第一驱动线段121的第二电路引脚121b与所述第二驱动线段122的第一电路引脚122a；所述第一驱动线段121的第一电路引脚121a与所述第二驱动线段122的第二电路引脚122b分别通过第二接引单元152电性耦接所述多个虚位接引单元153。
在一些实施例中，所述第二接引单元152与所述多个虚位接引单元153之间是以单层金属布线方式配置。
在一些实施例中，所述第二接引单元152与所述虚位接引单元153之间是以双层金属布线方式配置。
在一些实施例中，当所述第一线路141分别搭接所述第一驱动线段121及所述第二驱动线段122时，所述第一基板边缘位于所述第一驱动线段121与所述第一接引单元151之间，及位于所述第二驱动线段122与所述第一接引单元151之间。
在一些实施例中，所述第一驱动线段121与所述第二驱动线段122分别 通过电性耦接驱动芯片160。
在一些实施例中，所述驱动芯片160为源极驱动芯片或栅极驱动芯片。
在一些实施例中，所述驱动芯片160设置于所述软性电路板140。
在一实施例中，所述第一接引单元151、所述第二接引单元152、所述虚位接引单元153的材料选自铝、钼、铬及其合金所组成的群组。
图3为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图3，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第二基板，与所述第一基板相对配置；第一驱动线段121，设置于所述第一基板的布线区；第二驱动线段122，设置于所述第一基板的布线区；软性电路板140，具有第一线路141与第二线路142，所述第二线路142并接所述第一线路141以形成并联线路；第一接引单元151，将所述第一线路141分别连接所述第一驱动线段121及所述第二驱动线段122；其中，所述第一驱动线段121与所述第二驱动线段122通过第一接引单元151与第二接引单元152，分别电性耦接至多个降阻抗线路170，如此以较大限度的减小B类走线120b的阻值。
图4为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图4，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第一驱动线段121，设置于所述第一基板的布线区；第二驱动线段122，设置于所述第一基板的布线区；软性电路板140，具有第一线路141与第二线路142，所述第二线路142并接所述第一线路141以形成并联线路；第一接引单元151，将所述第一线路141分别连接所述第一驱动线段121及所述第二驱动线段122；其 中，所述第一驱动线段121与所述第二驱动线段122通过第一接引单元151与第二接引单元152，分别电性耦接至多个虚位接引单元153，多个第三驱动线段123分别电性耦接至所述多个虚位接引单元153，以分别与所述第一驱动线段121及第二驱动段线122形成并联电路。如此，通过并联线路的并联阻抗原理，较能辅助降低驱动线段的阻值。
图5为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图5，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第二驱动线段122，设置于所述布线区；第一驱动线段121，设置于所述布线区；软性电路板140，具有第一线路141与第二线路142，所述第二线路142并接所述第一线路141以形成并联线路；第一接引单元151，将所述第一线路141分别连接所述第一驱动线段121及所述第二驱动线段122；其中，所述第一驱动线段121与所述第二驱动线段122通过第一接引单元151与第二接引单元152，分别电性耦接至多个降阻抗线路170；而且，所述第一驱动线段121与所述第二驱动线段122通过第一接引单元151与第二接引单元152，分别电性耦接至多个虚位接引单元153，多个第三驱动线段123分别电性耦接至所述多个虚位接引单元153，以分别与所述第一驱动线段121及第二驱动段线122形成并联电路。如此，通过降阻抗线路170，以及并联线路的并联阻抗原理，较能辅助降低驱动线段的阻值。
图6为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图6，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第一驱动线 段121，设置于所述布线区；所述第一驱动线段121分别电性耦接第一接引单元151与第二接引单元152，所述第一接引单元151与所述第二接引单元152之间设置有降阻抗线路170。
图7为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图7，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第一驱动线段121，设置于所述布线区；所述第一驱动线段121通过电第一接引单元151与第二接引单元152电性耦接至多个虚位接引单元153；第三驱动线段123分别电性耦接至所述多个虚位接引单元153，以与所述第一驱动线段121形成并联电路。
图8为依据本申请一实施例的显示面板的B类走线配合软性电路板走线的设计示意图。
请参照图8，在本申请一实施例中，一种显示面板包括：第一基板，包括显示区及其外围的布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；第一驱动线段121，设置于所述布线区；所述第一驱动线段121通过电第一接引单元151与第二接引单元152电性耦接至多个虚位接引单元153；第三驱动线段123分别电性耦接至所述多个虚位接引单元153，以与所述第一驱动线段121形成并联电路。所述第一接引单元151与所述第二接引单元152之间设置有降阻抗线路170。
图9为依据本申请一实施例的显示装置的架构示意图。请同时参考图2至图8，在一实施例中，本申请的一种显示装置200包括：控制部件190，通过传输线路以传输共同电压、驱动电源与工作信号，控制部件190包括但不限于先前所述时序模块、源极驱动单元104与栅极驱动单元105；以及显示面 板201，其包括前述各实施例中的任一种显示面板。
在某些实施例中，本申请所述显示面板可例如为液晶显示面板，然不限于此，其亦可为OLED显示面板、W-OLED显示面板、QLED显示面板、等离子体显示面板、曲面型显示面板或其他类型显示面板。
本申请能降低在窄边框中的阵列线路(Wire On Array，WOA)的B类走线的阻值，进而提升产品质量，并提高产品的信赖性和使用寿命。
“在一些实施例中”及“在各种实施例中”等用语被重复地使用。所述用语通常不是指相同的实施例；但它亦可以是指相同的实施例。“包含”、“具有”及“包括”等用词是同义词，除非其前后文意显示出其它意思。
以上所述，仅是本申请的具体实施例而已，并非对本申请作任何形式上的限制，虽然本申请已以具体实施例揭露如上，然而并非用以限定本申请，任何熟悉本专业的技术人员，在不脱离本申请技术方案范围内，当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例，但凡是未脱离本申请技术方案的内容，依据本申请的技术实质对以上实施例所作的任何简单修改、等同变化与修饰，均仍属于本申请技术方案的范围内。

Claims (20)

  1. 一种显示面板，包括：
    第一基板，具有显示区和布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；
    第二基板，与所述第一基板相对配置；
    第一驱动线段，设置于所述第一基板的布线区；
    第二驱动线段，设置于所述第一基板的布线区；
    软性电路板，具有第一线路；以及
    第一接引单元，将所述第一线路分别连接所述第一驱动线段及所述第二驱动线段；
    其中，所述软性电路板包括第二线路，所述第二线路并接所述第一线路以形成并联线路。
  2. 如权利要求1所述的显示面板，其中所述第二线路分别电性耦接多个虚位接引单元与所述第一接引单元。
  3. 如权利要求2所述的显示面板，其中所述第二线路是以单层金属布线方式或双层金属布线方式，电性耦接所述多个虚位接引单元与所述第一接引单元。
  4. 如权利要求1所述的显示面板，其中所述第一驱动线段包括第一电路引脚与第二电路引脚，所述第二驱动线段包括第一电路引脚与第二电路引脚，所述第一接引单元分别搭接所述第一驱动线段的第二电路引脚与所述第二驱动线段的第一电路引脚；所述第一驱动线段的第一电路引脚与所述第二驱动线段的第二电路引脚分别通过第二接引单元电性耦接所述多个虚位接引单元。
  5. 如权利要求4所述的显示面板，其中所述第二接引单元与所述多个虚位接引单元之间是以单层金属布线方式或双层金属布线方式配置。
  6. 如权利要求1所述的显示面板，其中当所述第一线路分别搭接所述第 一驱动线段及所述第二驱动线段时，所述第一基板边缘位于所述第一驱动线段与所述第一接引单元之间，及位于所述第二驱动线段与所述第一接引单元之间。
  7. 如权利要求1所述的显示面板，其中所述第一驱动线段与所述第二驱动线段分别通过电性耦接驱动芯片，所述驱动芯片为源极驱动芯片或栅极驱动芯片。
  8. 如权利要求7所述的显示面板，其中所述驱动芯片设置于所述软性电路板。
  9. 如权利要求2所述的显示面板，还包括：
    多个第三驱动线段，分别电性耦接至所述多个虚位接引单元，以分别与所述第一驱动线段及第二驱动段线形成并联电路。
  10. 如权利要求4所述的显示面板，其中所述第一驱动线段与所述第二驱动线段通过所述第一接引单元与第二接引单元，分别电性耦接至多个降阻抗线路。
  11. 如权利要求1所述的显示面板，其中所述软性电路板为可挠性印刷电路薄膜或柔性印刷电路板。
  12. 如权利要求2所述的显示面板，其中所述第一接引单元和所述多个虚位接引单元的材料选自铝、钼、铬及其合金所组成的群组。
  13. 如权利要求4所述的显示面板，其中所述第二接引单元的材料选自铝、钼、铬及其合金所组成的群组。
  14. 一种显示装置，包括：
    控制部件；以及
    如权利要求1所述的显示面板。
  15. 一种显示面板，包括：
    第一基板，具有显示区和布线区，在所述第一基板的显示区设置多个主动开关和多个像素单元，所述多个像素单元分别耦接于所述多个主动开关；
    第二基板，与所述第一基板相对配置；
    第一驱动线段，设置于所述第一基板的布线区；
    第二驱动线段，设置于所述第一基板的布线区；
    软性电路板，具有第一线路与第二线路，所述第二线路并接所述第一线路以形成并联线路；以及
    第一接引单元，将所述第一线路分别连接所述第一驱动线段及所述第二驱动线段；
    其中，所述第一驱动线段包括第一电路引脚与第二电路引脚，所述第二驱动线段包括第一电路引脚与第二电路引脚，所述第一接引单元分别搭接所述第一驱动线段的第二电路引脚与所述第二驱动线段的第一电路引脚；所述第一驱动线段的第一电路引脚与所述第二驱动线段的第二电路引脚分别通过第二接引单元电性耦接所述多个虚位接引单元；
    所述第一驱动线段与所述第二驱动线段通过所述第一接引单元与第二接引单元，分别电性耦接至多个降阻抗线路；
    多个第三驱动线段分别电性耦接至所述多个虚位接引单元，以分别与所述第一驱动线段及第二驱动段线形成并联电路。
  16. 如权利要求15所述的显示面板，其中所述第二线路分别电性耦接多个虚位接引单元与所述第一接引单元。
  17. 如权利要求16所述的显示面板，其中所述第二线路是以单层金属布线方式或双层金属布线方式，电性耦接所述多个虚位接引单元与所述第一接引单元。
  18. 如权利要求15所述的显示面板，其中所述第二接引单元与所述多个虚位接引单元之间是以单层金属布线方式或双层金属布线方式配置。
  19. 如权利要求15所述的显示面板，其中当所述第一线路分别搭接所述第一驱动线段及所述第二驱动线段时，所述第一基板边缘位于所述第一驱动线段与所述第一接引单元之间，及位于所述第二驱动线段与所述第一接引单 元之间。
  20. 如权利要求15所述的显示面板，其中所述第一驱动线段与所述第二驱动线段分别通过电性耦接驱动芯片，所述驱动芯片为源极驱动芯片或栅极驱动芯片。
PCT/CN2017/115839 2017-10-26 2017-12-13 显示面板及其应用的显示装置 Ceased WO2019080290A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/758,127 US11145681B2 (en) 2017-10-26 2017-12-13 Display panel and display device applying the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201711016878.4 2017-10-26
CN201711016878.4A CN107608103B (zh) 2017-10-26 2017-10-26 显示面板及其应用的显示装置

Publications (1)

Publication Number Publication Date
WO2019080290A1 true WO2019080290A1 (zh) 2019-05-02

Family

ID=61080172

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/115839 Ceased WO2019080290A1 (zh) 2017-10-26 2017-12-13 显示面板及其应用的显示装置

Country Status (3)

Country Link
US (1) US11145681B2 (zh)
CN (1) CN107608103B (zh)
WO (1) WO2019080290A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102528670B1 (ko) * 2018-07-12 2023-05-04 엘지전자 주식회사 디스플레이 디바이스
CN113168803B (zh) * 2019-11-05 2022-12-16 京东方科技集团股份有限公司 显示面板的驱动方法、驱动装置和显示设备
KR20220115706A (ko) * 2021-02-09 2022-08-18 삼성디스플레이 주식회사 영상 프로세서, 그것을 포함하는 표시 장치 및 표시 장치의 동작 방법

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010020995A1 (en) * 2000-03-02 2001-09-13 Jeom-Jae Kim Liquid crystal display device
CN1484067A (zh) * 2002-09-17 2004-03-24 友达光电股份有限公司 以旁通排线增进电性连结的显示器面板
CN103558703A (zh) * 2013-10-12 2014-02-05 深圳市华星光电技术有限公司 超窄边框液晶显示器及其驱动电路的cof封装结构
CN104216182A (zh) * 2014-08-22 2014-12-17 京东方科技集团股份有限公司 阵列基板及其制造方法和显示面板
CN107065332A (zh) * 2017-02-14 2017-08-18 京东方科技集团股份有限公司 一种扇出线结构、显示面板及其制造方法
CN107111971A (zh) * 2014-12-24 2017-08-29 堺显示器制品株式会社 显示装置和显示装置的制造方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4783890B2 (ja) * 2000-02-18 2011-09-28 株式会社 日立ディスプレイズ 液晶表示装置
TW589598B (en) * 2002-09-10 2004-06-01 Au Optronics Corp Display panel to increase electrical connection by bypass bus line
CN2578857Y (zh) * 2002-11-19 2003-10-08 上海广电液晶显示器有限公司 超扭曲向列液晶显示屏
CN100403096C (zh) * 2004-03-10 2008-07-16 友达光电股份有限公司 液晶显示器终端电路及其制作方法
KR20080054136A (ko) * 2006-12-12 2008-06-17 삼성전자주식회사 연성 회로 기판, 이를 갖는 표시 장치 및 이의 제조 방법
CN102237049B (zh) * 2010-04-22 2013-03-20 北京京东方光电科技有限公司 玻璃基芯片型液晶显示器
KR101129242B1 (ko) * 2010-05-18 2012-03-26 주식회사 실리콘웍스 칩온글래스 방식의 액정표시장치
KR101307260B1 (ko) * 2012-03-29 2013-09-10 엘지디스플레이 주식회사 라인 온 글라스형 액정표시장치 및 그 제조방법
KR101452288B1 (ko) * 2012-11-19 2014-10-21 엘지디스플레이 주식회사 디스플레이 장치
KR20160000567A (ko) * 2014-06-24 2016-01-05 삼성디스플레이 주식회사 표시 장치
US9589521B2 (en) * 2014-11-20 2017-03-07 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display apparatus having wire-on-array structure
CN105355633B (zh) * 2015-10-26 2018-08-03 京东方科技集团股份有限公司 制作阵列基板的方法和阵列基板
KR102586046B1 (ko) * 2016-03-31 2023-10-10 삼성디스플레이 주식회사 디스플레이 장치

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010020995A1 (en) * 2000-03-02 2001-09-13 Jeom-Jae Kim Liquid crystal display device
CN1484067A (zh) * 2002-09-17 2004-03-24 友达光电股份有限公司 以旁通排线增进电性连结的显示器面板
CN103558703A (zh) * 2013-10-12 2014-02-05 深圳市华星光电技术有限公司 超窄边框液晶显示器及其驱动电路的cof封装结构
CN104216182A (zh) * 2014-08-22 2014-12-17 京东方科技集团股份有限公司 阵列基板及其制造方法和显示面板
CN107111971A (zh) * 2014-12-24 2017-08-29 堺显示器制品株式会社 显示装置和显示装置的制造方法
CN107065332A (zh) * 2017-02-14 2017-08-18 京东方科技集团股份有限公司 一种扇出线结构、显示面板及其制造方法

Also Published As

Publication number Publication date
CN107608103A (zh) 2018-01-19
US20200286922A1 (en) 2020-09-10
CN107608103B (zh) 2020-07-10
US11145681B2 (en) 2021-10-12

Similar Documents

Publication Publication Date Title
JP3708467B2 (ja) 表示装置
CN108663863B (zh) 阵列基板
CN107608104B (zh) 显示面板及其应用的显示装置
US11121331B2 (en) Flexible substrate and display panel using the same
WO2018112997A1 (zh) Goa电路结构
US10817025B2 (en) Narrow-bezel display module and display device
CN107765483B (zh) 显示面板及其应用的显示装置
WO2019169809A1 (zh) 显示面板及其降低电容负载的方法
US20200176480A1 (en) Display panel and display device
WO2019242213A1 (zh) 显示面板及其应用的显示装置
WO2019080290A1 (zh) 显示面板及其应用的显示装置
WO2019071814A1 (zh) 阵列基板及其应用的显示面板
US11121119B2 (en) Semiconductor package
CN113593485A (zh) 液晶显示装置
KR20110049094A (ko) 액정표시장치
US10719157B2 (en) Display panel and display module
CN107783344B (zh) 显示面板及其应用的显示装置
US10509281B2 (en) Display panel and display device
KR20210048613A (ko) 표시장치
US7532266B2 (en) Active matrix substrate
CN101995676A (zh) 基板电路及使用该基板电路的液晶显示系统
WO2020220466A1 (zh) 印刷电路板及显示装置
WO2021082041A1 (zh) 双面显示屏及显示装置
US12164206B2 (en) TFT substrate, liquid crystal display panel, display module and electronic device
WO2019242252A1 (zh) 显示面板及应用其的显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17929460

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17929460

Country of ref document: EP

Kind code of ref document: A1