Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
  • G06F13/1668—Details of memory controller
  • G06F13/1689—Synchronisation and timing concerns
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
  • G06F3/002—Specific input/output arrangements not covered by G06F3/01 - G06F3/16
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
  • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
  • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
  • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
  • G06F3/0601—Interfaces specially adapted for storage systems
  • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
  • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
  • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
  • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
  • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
  • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
  • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
  • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
  • G11C11/4076—Timing circuits
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
  • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
  • G11C7/1045—Read-write mode select circuits
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
  • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
  • G11C7/109—Control signal input circuits
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
  • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C8/00—Arrangements for selecting an address in a digital store
  • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
  • G06F13/1668—Details of memory controller
  • G06F13/1694—Configuration of memory controller to different memory types
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
  • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
  • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
  • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
  • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
  • G11C2207/22—Control and timing of internal memory operations
  • G11C2207/2272—Latency related aspects

Definitions

• Embodiments of the invention relate generally to the field of computer memory systems. More specifically, embodiments of the present invention include one or more systems, devices, and methods for determining and implementing frequency modes for implementing memory commands.
• Electronic devices often include memory storage devices that store electronic data.
• embodiments of the present invention may be directed to enhancement through use of multiple frequency modes for execution of memory commands, resulting in support for dynamic command execution frequency changes that may increase command execution efficiency.
• FIG. 1 is a block diagram, illustrating a memory device, in accordance with an embodiment
• FIG. 2 illustrates a timing diagram for capture and execution of command information in IN mode, in accordance with an embodiment
• FIG. 3 illustrates a timing diagram for capture and execution of command information in 2N mode, in accordance with an embodiment
• FIG. 4 illustrates a non-target command execution (e.g., a cancelled command), where the chip select (CS) signal is held low during the second cycle of the command, in accordance with an embodiment
• FIG. 5 is a flowchart that illustrates a process for handling non-target commands, in accordance with an embodiment
• FIG. 6 illustrates a timing diagram where a ghost command may be triggered in IN mode
• FIG. 7 illustrates a timing diagram where a ghost command may be triggered in 2N mode
• FIG. 8 is a flowchart that illustrates a process for handling potential ghost commands, in accordance with an embodiment.
• IO input and output
• new memory specifications e.g. specifications of the Joint Electron Device Engineering Council (JEDEC)
• JEDEC Joint Electron Device Engineering Council
• dynamically changeable command execution frequencies may enable reduced latency for commands that do not utilize wide processing/access windows (e.g., by setting the command to a IN command retrieval mode), while still allowing for the execution of commands that do utilize wide processing/access windows (e.g., by setting the command to a 2N command retrieval mode).
• dynamically transitioning command execution frequencies involve many challenges. Accordingly, embodiments disclosed herein relate to enhancement of the command acquisition/execution process, resulting in support for higher IO data rates.
• FIG. 1 is a simplified block diagram illustrating certain features of a memory device 10.
• the block diagram of FIG. 1 is a functional block diagram illustrating certain functionality of the memory device 10.
• the memory device 10 may be a double data rate type five synchronous dynamic random access memory (DDR5 SDRAM) device.
• DDR5 SDRAM synchronous dynamic random access memory
• Various features of DDR5 SDRAM allow for reduced power consumption, more bandwidth and more storage capacity compared to prior generations of DDR SDRAM.
• the memory device 10 may include a number of memory banks 12.
• the memory banks 12 may be DDR5 SDRAM memory banks, for instance.
• the memory banks 12 may be provided on one or more chips (e.g., SDRAM chips) that are arranged on dual inline memory modules (DIMMS).
• DIMM may include a number of SDRAM memory chips (e.g., x8 or xl6 memory chips), as will be appreciated.
• Each SDRAM memory chip may include one or more memory banks 12.
• the memory device 10 represents a portion of a single memory chip (e.g., SDRAM chip) having a number of memory banks 12.
• the memory banks 12 may be further arranged to form bank groups.
• the memory chip may include 16 memory banks 12, arranged into 8 bank groups, each bank group including 2 memory banks.
• the memory chip may include 32 memory banks 12, arranged into 8 bank groups, each bank group including 4 memory banks, for instance.
• Various other configurations, organization and sizes of the memory banks 12 on the memory device 10 may be utilized depending on the application and design of the overall system.
• the memory device 10 may include a command interface 14 and an input/output
• the command interface 14 is configured to provide a number of signals (e.g., signals 15) from an external device (not shown), such as a processor or controller.
• the processor or controller may provide various signals 15 to the memory device 10 to facilitate the
• the command interface 14 may include a number of circuits, such as a clock input circuit 18 and a command address input circuit 20, for instance, to ensure proper handling of the signals 15.
• the command interface 14 may receive one or more clock signals from an external device.
• double data rate (DDR) memory utilizes a differential pair of system clock signals, referred to herein as the true clock signal (Clk t) and the complementary clock signal (Clk c).
• the positive clock edge for DDR refers to the point where the rising true clock signal Clk t crosses the falling complementary clock signal Clk c, while the negative clock edge indicates that transition of the falling true clock signal Clk t and the rising of the complementary clock signal Clk c.
• Commands e.g., read command, write command, etc.
• data is transmitted or received on both the positive and negative clock edges.
• the clock input circuit 18 receives the true clock signal (Clk t) and the complementary clock signal (Clk c) and generates an internal clock signal CLK.
• the internal clock signal CLK is supplied to an internal clock generator 30, such as a delay locked loop (DLL) circuit.
• the internal clock generator 30 generates a phase controlled internal clock signal LCLK based on the received internal clock signal CLK.
• the phase controlled internal clock signal LCLK is supplied to the I/O interface 16, for instance, and is used as a timing signal for determining an output timing of read data.
• the internal clock signal CLK may also be provided to various other components
• the internal clock signal CLK may be provided to a command decoder 32.
• the command decoder 32 may receive command signals from the command bus 34 and may decode the command signals to provide various internal commands.
• the command decoder 32 may provide command signals to the internal clock generator 30 over the bus 36 to coordinate generation of the phase controlled internal clock signal LCLK.
• the phase controlled internal clock signal LCLK may be used to clock data through the IO interface 16, for instance.
• the command decoder 32 may decode commands, such as read commands, write commands, mode-register set commands, activate commands, etc., and provide access to a particular memory bank 12 corresponding to the command, via the bus path 40.
• the memory device 10 may include various other decoders, such as row decoders and column decoders, to facilitate access to the memory banks 12.
• each memory bank 12 includes a bank control block 22 which provides the necessary decoding (e.g., row decoder and column decoder), as well as other features, such as timing control and data control, to facilitate the execution of commands to and from the memory banks 12.
• the memory device 10 executes operations, such as read commands and write commands, based on the command/address signals received from an external device, such as a processor.
• the command/address bus may be a 14-bit bus to accommodate the command/address signals (CA ⁇ 13 :0>).
• the command/address signals are clocked to the command interface 14 using the clock signals (Clk t and Clk c).
• the command interface may include a command address input circuit 20 which is configured to receive and transmit the commands to provide access to the memory banks 12, through the command decoder 32, for instance.
• the command interface 14 may receive a chip select signal (CS n).
• the CS n signal enables the memory device 10 to process commands on the incoming CA ⁇ 13 :0> bus. For example, when the CS n signal drops to a low state, a command address acquisition and command execution process may begin. Access to specific banks 12 within the memory device 10 is encoded on the CA ⁇ 13 :0> bus with the commands.
• a first mode e.g., IN mode
• a first cycle is used to acquire a first portion of the command address and in the immediately subsequent cycle (e.g., the second cycle) the remaining portion of the command address is acquired.
• the IN mode is particularly useful in situations where command acquisition is predictable fast, as the command latency is reduced to two clock cycles.
• a second mode e.g., 2N mode
• one clock is skipped in between receiving the first portion of the command address and receiving the second portion of the command address.
• the skipped cycle is provided to issue a wider window for acquisition of command address information. This is particularly useful when additional acquisition time is needed, (e.g., during device initialization processes, etc.).
• a mode register 21 may be set to indicate a particular mode of operation for command acquisition.
• the mode register 21 may be set via a command provided to the command interface. Once set, the mode register 21 may provide an indication of the mode (e.g., either IN or 2N mode) and implementation of the selected mode may commence. Many factors must be considered to enable the dynamically changeable acquisition modes.
• the command interface 14, command decoder 32, and/or other logic/circuitry may handle acquisition and processing of the commands for these modes. Mode selection and/or implementation may be handled by hardware circuitry and/or machine-readable instructions implemented by hardware circuitry. In the embodiment illustrated in FIG. 1, mode selection and implementation circuitry 23 of the command interface 20 may handle implementation details of the various modes.
• command interface 14 may be configured to receive a number of other command signals.
• a command/address on die termination (CA ODT) signal may be provided to facilitate proper impedance matching within the memory device 10.
• a reset command (RESET n) may be used to reset the command interface 14, status registers, state machines and the like, during power-up for instance.
• the command interface 14 may also receive a command/address invert (CAI) signal which may be provided to invert the state of command/address signals CA ⁇ 13 :0> on the command/address bus, for instance, depending on the command/address routing for the particular memory device 10.
• a mirror (MIR) signal may also be provided to facilitate a mirror function.
• the MIR signal may be used to multiplex signals so that they can be swapped for enabling certain routing of signals to the memory device 10, based on the configuration of multiple memory devices in a particular application.
• Various signals to facilitate testing of the memory device 10, such as the test enable (TEN) signal, may be provided, as well.
• the TEN signal may be used to place the memory device 10 into a test mode for connectivity testing.
• the command interface 14 may also be used to provide an alert signal
• an alert signal (ALERT n) to the system processor or controller for certain errors that may be detected.
• an alert signal (ALERT n) may be transmitted from the memory device 10 if a cyclic redundancy check (CRC) error is detected.
• CRC cyclic redundancy check
• Other alert signals may also be generated.
• the bus and pin for transmitting the alert signal (ALERT n) from the memory device 10 may be used as an input pin during certain operations, such as the connectivity test mode executed using the TEN signal, as described above.
• Data may be sent to and from the memory device 10, utilizing the command and clocking signals discussed above, by transmitting and receiving data signals 44 through the IO interface 16. More specifically, the data may be sent to or retrieved from the memory banks 12 over the datapath 46, which includes a plurality of bi-directional data buses.
• Data IO signals generally referred to as DQ signals, are generally transmitted and received in one or more bidirectional data busses. For certain memory devices, such as a DDR5 SDRAM memory device, the IO signals may be divided into upper and lower bytes.
• the IO signals may be divided into upper and lower IO signals (e.g., DQ ⁇ 15:8> and DQ ⁇ 7:0>) corresponding to upper and lower bytes of the data signals, for instance.
• certain memory devices such as DDR memory devices may utilize data strobe signals, generally referred to as DQS signals.
• the DQS signals are driven by the external processor or controller sending the data (e.g., for a write command) or by the memory device 10 (e.g., for a read command).
• the DQS signals are effectively additional data output (DQ) signals with a predetermined pattern.
• the DQS signals are used as clock signals to capture the corresponding input data.
• the data strobe (DQS) signals may be provided as a differential pair of data strobe signals (DQS t/ and DQS c) to provide differential pair signaling during reads and writes.
• the differential pairs of DQS signals may be divided into upper and lower data strobe signals (e.g., UDQS t/ and UDQS c; LDQS t/ and LDQS c) corresponding to upper and lower bytes of data sent to and from the memory device 10, for instance.
• An impedance (ZQ) calibration signal may also be provided to the memory device 10 through the IO interface 16.
• the ZQ calibration signal may be provided to a reference pin and used to tune output drivers and ODT values by adjusting pull-up and pull-down resistors of the memory device 10 across changes in process, voltage and temperature (PVT) values.
• the ZQ calibration signal may be provided to the ZQ reference pin to be used to adjust the resistance to calibrate the input impedance to known values.
• a precision resistor is generally coupled between the ZQ pin on the memory device 10 and G D/VSS external to the memory device 10. This resistor acts as a reference for adjusting internal ODT and drive strength of the IO pins.
• LOOPBACK loopback signal
• the loopback signal may be used during a test or debugging phase to set the memory device 10 into a mode wherein signals are looped back through the memory device 10 through the same pin. For instance, the loopback signal may be used to set the memory device 10 to test the data output (DQ) of the memory device 10.
• Loopback may include both a data and a strobe or possibly just a data pin. This is generally intended to be used to monitor the data captured by the memory device 10 at the IO interface 16.
• the command acquisition and implementation may be performed using one of a set of modes of acquisition.
• FIG. 2 illustrates a timing diagram 60 for capture and execution of command information in IN mode, in accordance with an embodiment.
• the chip select signal (CS) dropping to low provides an indication of the first cycle "Cyclel" for obtaining command data (e.g., by indicating a first command address capture).
• the CS dropping to low triggers generation of a pair of clocks used to capture respective portions of a command address (e.g., first CA portion CA ⁇ 13 :0> 62 and second CA portion CA ⁇ 13 :0> 64).
• the first clock is generated from the first cycle "Cyclel” after the CS drop to low, resulting in capture of the first command address portion.
• the second clock is generated from the subsequent cycle "Cycle2", resulting in the capture of the second command address portion.
• the information obtained from the first and second command address captures are used together to fire an internal command, as illustrated.
• FIG. 3 illustrates a timing diagram 80 for capture and execution of command information in 2N mode, in accordance with an embodiment.
• the chip select signal (CS) dropping to low indicates the first cycle "Cyclel" of the command.
• the first clock is generated from “Cyclel”, resulting in the first command address capture 82.
• the second cycle "Cycle2" is skipped, as the 2N mode skips one cycle after the first cycle of the command. This is illustrated by block 83.
• the skipped cycle provides a wider window, enabling more time for command address information processing.
• the third clock is generated from "Cycle3", triggering the second capture 84 of the command address. The information obtained from the first and second command address captures are used together to fire an internal command, as illustrated.
• 2N mode logic may be used to ensure that command/address information is not captured from the external pins during the second cycle "Cycle2". Further, because the second command capture occurs at "Cycle3" the internal mechanism may be tasked with ensuring that a command does not fire at "Cycle2".
• FIG. 4 illustrates a non-target command execution 100 (e.g., a cancelled command), where the CS is held low during the second cycle "Cycle2", in accordance with an embodiment.
• FIG. 5 is a flowchart that illustrates a process 120 for handling non-target commands, in accordance with an embodiment. As illustrated, for the cancelled two cycle command, the CS is held low for all three cycles, "Cyclel", “Cycle2", and "Cycle3". As mentioned above, in 2N mode, when CS is low, the 2N mode logic may cause the second cycle "Cycle2" to be skipped, as indicated by box 102.
• non-target commands may look merely for a drop of CS to low and skip a subsequent cycle in 2N mode for targeted commands (e.g., commands where the CS is raised back to high during the second cycle "Cycle2")
• targeted commands e.g., commands where the CS is raised back to high during the second cycle "Cycle2”
• CS is held low for a non-target command, such usage might result in erroneous command address information capture and/or erroneous command firing.
• the 2N mode logic would detect CS as low on the second cycle "Cycle2" and would cause the next cycle, "Cycle3", to be skipped.
• the second command address capture and the command firing of the non-target command should be triggered by the third cycle "Cycle3" in 2N mode. Accordingly, "Cycle3" should not be skipped, as indicated by block 104.
• the 2N logic may include an indication of the history of past CS states (e.g., a toggle indicator) that tracks a transition of CS to low, such that only the second clock after the transition of CS to low is skipped.
• a toggle may be set when the first command address is captured during the first cycle "Cyclel", such that the set toggle indicates that the next cycle "Cycle2" should be skipped.
• the toggle may be reset, indicating not to skip the next cycle "Cycle3".
• the toggle may alternate between a high state and a low state for alternating cycles.
• other toggle implementations may performed to provide an indication of alternate clocks to skip.
• FIG. 5 is a flowchart illustrating a process 120 for using a toggle to ensure proper skipping, in accordance with an embodiment.
• the process 120 begins by determining whether the command acquisition is in 2N mode (decision block 122). If not in 2N mode, processing continues without toggling (e.g., without a skipping mechanism), as the current toggle is used for skipping scenarios. However, when in 2N mode, a determination is made as to whether CS is low (decision block 124). If CS is not low, then the process continues without toggling, as no command is currently being acquired/executed. When CS is low, a determination is made as to whether the previous cycle was a decode cycle (decision block 126).
• a toggle may be set when a decode begins. Accordingly, decision block 126 may be determined by referencing the toggle data.
• the previous cycle was a decode cycle (e.g., as determined based upon accessing the toggle)
• the current cycle is skipped (block 128).
• the previous cycle was not a decode cycle (e.g., as determined based upon accessing the toggle)
• the cycle is not skipped and the command address is captured for the current cycle (block 130).
• FIG. 6 illustrates a timing diagram where a ghost command may be triggered in IN mode.
• FIG. 7 illustrates a timing diagram where a ghost command may be triggered in 2N mode.
• FIG. 8 is a flowchart that illustrates a process for handling potential ghost commands, in accordance with an embodiment.
• FIG. 6 illustrates a scenario 150 where ghost commands may be triggered in IN mode.
• the "Cycle l"/"Cycle2" pair 152 may be a cancelled two-cycle command, as CS is held low for both "Cyclel” and subsequent "Cycle2".
• the "Cycle2"/"Cycle3" pair 154 may be detected as a normal two-cycle command, as CS is low for the first cycle "Cycle2" and high for the second cycle "Cycle3" of the "Cycle2"/"Cycle3" pair.
• a portion of the command address capture (e.g., CA ⁇ 5:0> at period 156 intended for the "Cycle l"/"Cycle2" cancelled two- cycle command may match one of the normal two-cycle command decode signals, inadvertently causing a particular two-cycle normal command to be fired based upon the "Cycle2"/"Cycle3" command.
• FIG. 7 illustrates a scenario 180 where ghost commands may be trigged in 2N mode.
• the CS signal transitions to low, causing the first command address capture at "Cycle 1".
• the subsequent cycle, "Cycle2" is skipped and the second command address capture and the resultant two-cycle command is triggered at the third cycle "Cycle3".
• the two-cycle command based on "Cyclel” and "Cycle3" is acquired inside block 182.
• a ghost command 184 may be triggered when the CS drops to low prior to the third cycle "Cycle3" (e.g., for a cancelled command) and a portion (e.g., CA ⁇ 5:0> of the intended second command address capture in "Cycle3" matches a normal two-cycle command decode signal at period 186.
• the ghost command 184 may be triggered based upon command address captures triggered by the third and fifth cycles "Cycle3" and "Cycle5".
• an additional indicator may be initiated during a command decode.
• the indicator may indicate that a two- cycle command decode is currently in progress, such that additional decodes are disabled until the two-cycle command decode is complete.
• FIG. 8 is a flowchart that illustrates a process 200 for handling potential ghost commands. The process begins by determining if a two-cycle command decode indicator is set (decision block 202). As discussed below, the indicator is set when the decode cycle is initiated (e.g., when an actual decode indicator is captured in the command address). [0045] When the two-cycle command decode indicator is set, the decode is disabled
• the indicator is reset after the disabled decode, such that the indicator can be reused for a new cycle.
• the two-cycle command decode indicator is not set, a determination is made as to whether the current cycle is a decode cycle (decision block 206). If the cycle is not a decode cycle, the process 200 may restart. However, when the cycle is a decode cycle, the two-cycle command decode is set for a mode-dependent width (block 208). For example, in the IN mode, the width of the indicator is set to one times the clock period (i.e., l *tCK), such that the decode is disabled for cycles after a decoded cycle. In 2N mode, the width of the indicator is set to 2*tCK, such that the decode is disabled for two cycles after the decode cycle.
• the current techniques may facilitate fast and efficient command acquisition and execution.
• Multiple command acquisition modes may provide flexibility to extend command acquisition in some scenarios and maximize the frequency of command acquisition in other scenarios.

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Human Computer Interaction (AREA)
• Computer Hardware Design (AREA)
• Dram (AREA)
• Memory System (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=64692283

Family Applications (1)

Country Status (5)

Cited By (3)

Families Citing this family (6)

Citations (5)

Family Cites Families (17)

• 2017
  • 2017-08-31 US US15/692,852 patent/US10162406B1/en active Active
• 2018
  • 2018-04-24 CN CN201880042969.1A patent/CN110809799B/zh active Active
  • 2018-04-24 EP EP18851075.4A patent/EP3625800B1/en active Active
  • 2018-04-24 CN CN202110214717.6A patent/CN112905505B/zh active Active
  • 2018-04-24 WO PCT/US2018/029147 patent/WO2019045796A1/en unknown
  • 2018-04-24 KR KR1020197038799A patent/KR102121891B1/ko active IP Right Grant
  • 2018-11-30 US US16/205,356 patent/US10481676B2/en active Active
• 2019
  • 2019-11-14 US US16/684,183 patent/US11003240B2/en active Active

Patent Citations (5)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events