WO2018201592A1 - 一种残影消除电路及显示装置 - Google Patents
一种残影消除电路及显示装置 Download PDFInfo
- Publication number
- WO2018201592A1 WO2018201592A1 PCT/CN2017/089665 CN2017089665W WO2018201592A1 WO 2018201592 A1 WO2018201592 A1 WO 2018201592A1 CN 2017089665 W CN2017089665 W CN 2017089665W WO 2018201592 A1 WO2018201592 A1 WO 2018201592A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- display device
- capacitor
- field effect
- preset level
- effect transistor
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0245—Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0257—Reduction of after-image effects
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/027—Arrangements or methods related to powering off a display
Definitions
- the present application relates to the field of display technologies, and in particular, to an afterimage cancellation circuit and a display device.
- liquid crystal displays are mainstream displays, and electronic devices such as computers, mobile phones, and televisions all require liquid crystal displays.
- liquid crystal capacitor and the storage capacitor working mechanism of the liquid crystal panel due to the liquid crystal capacitor and the storage capacitor working mechanism of the liquid crystal panel, when the liquid crystal display is turned off, the capacitance in the liquid crystal panel is not effectively released, and a residual image is left on the display screen to form a problem of shutdown afterimage.
- XAO Output ALL-ON
- Control the signal is forced high, also known as XON) signal
- the XAO signal is high during normal operation
- the gate drive unit turns on the TFT in turn
- Thifilm The gate of the Transistor the thin film transistor is normally displayed; when the shutdown is performed, the XAO signal is low, and the gate drive turns on the TFT.
- the gate accelerates the discharge of the capacitance of the liquid crystal display, thereby eliminating the afterimage of the shutdown.
- the existing gate driving circuit with XAO signal is complicated, resulting in high cost of the liquid crystal display.
- Embodiments of the present application provide an afterimage erasing circuit and a display device, which aim to eliminate the image sticking phenomenon of the display device shutdown and reduce the cost of the display device.
- an afterimage removal circuit for use in a display device, the afterimage removal circuit comprising:
- a detecting unit configured to generate a control signal after detecting whether the display device is powered off, and after the display device is powered off;
- control unit configured to be connected to the detecting unit, configured to control a gate driving unit of the display device according to the control signal, so that a gate low level output by the gate driving unit is a preset level, Wherein the preset level is used to open an active switch of the display device;
- the active switch is turned on to speed up discharge of the liquid crystal capacitor and the storage capacitor of the display device after the display device is turned off.
- the detecting unit includes: a comparator and a first capacitor; the non-inverting terminal of the comparator is configured to receive a first preset level and is grounded through the first capacitor, The phase end is configured to receive a second preset level, and the output end is connected to the control unit;
- the first preset level when the display device is in normal operation, the first preset level is equal to the second preset level, so that the comparator outputs a low level control signal; when the display device is powered off, the The first preset level is greater than the second preset level under the first capacitor voltage regulation, so that the comparator outputs a high level control signal.
- control unit includes a first field effect transistor, a second field effect transistor, a first resistor, and a second capacitor;
- a gate of the first field effect transistor is connected to an output of the comparator, a source is connected to a gate of the second field effect transistor, and is grounded through the first resistor, and a drain is used to receive the Second preset level;
- the source of the second field effect transistor is configured to receive the predetermined level and is grounded through the second capacitor, and the drain is connected to the gate driving unit.
- the afterimage removal circuit may be integrated in the gate driving unit.
- the first capacitor and the second capacitor are 5-15 ⁇ F.
- the first capacitor and the second capacitor have a withstand voltage of 15-25V.
- the first field effect transistor and the second field effect transistor operate at a voltage of 30 to 40 volts.
- a display device comprising:
- An afterimage erasing circuit is disposed on the display panel, and the afterimage removing circuit includes:
- a detecting unit configured to generate a control signal after detecting whether the display device is powered off, and after the display device is powered off;
- control unit configured to be connected to the detecting unit, configured to control a gate driving unit of the display device according to the control signal, so that a gate low level output by the gate driving unit is a preset level, Wherein the preset level is used to open an active switch of the display device;
- the active switch is turned on to speed up discharge of the liquid crystal capacitor and the storage capacitor of the display device after the display device is turned off.
- the detecting unit includes: a comparator and a first capacitor; the non-inverting terminal of the comparator is configured to receive a first preset level and is grounded through the first capacitor, and the inverting end For receiving a second preset level, the output end is connected to the control unit;
- the first preset level when the display device is in normal operation, the first preset level is equal to the second preset level, so that the comparator outputs a low level control signal; when the display device is powered off, the The first preset level is greater than the second preset level under the first capacitor voltage regulation, so that the comparator outputs a high level control signal.
- control unit includes a first field effect transistor, a second field effect transistor, a first resistor, and a second capacitor;
- a gate of the first field effect transistor is connected to an output of the comparator, a source is connected to a gate of the second field effect transistor, and is grounded through the first resistor, and a drain is used to receive the Second preset level;
- the source of the second field effect transistor is configured to receive the predetermined level and is grounded through the second capacitor, and the drain is connected to the gate driving unit.
- the afterimage removal circuit of the embodiment of the present application includes a detecting unit and a control unit, wherein the detecting unit is connected to the control unit, and the control unit is connected to the gate driving unit of the display device; the detecting unit is configured to detect a control signal is generated after the display device is turned off; the control unit is configured to, when receiving the control signal, control a gate driving unit of the display device such that a gate low level output by the gate driving unit is a preset power Flat, the preset level is used to turn on the active switch of the display device.
- the preset level is a high level for turning on all active switches of the display device.
- the detecting unit and the control unit can It is realized by the comparator and the field effect transistor, and therefore, the cost of the display device is reduced as compared with the existing gate drive circuit having the XAO signal.
- FIG. 1 is a schematic diagram of an afterimage removal circuit according to an embodiment of the present application.
- FIG 2 is another schematic diagram of an afterimage removal circuit provided by an embodiment of the present application.
- FIG. 3 is a schematic diagram of an array circuit of a display device according to an embodiment of the present application.
- FIG. 4 is a schematic structural diagram of a display device according to an embodiment of the present application.
- Figure 1 is a schematic diagram of an afterimage cancellation circuit provided by an embodiment of the present application.
- the image sticking circuit can be integrated in the gate driving unit of the display device for eliminating some images remaining when the display device is turned off, that is, turning off the afterimage.
- the shutdown afterimage is caused by the display device accumulating charges on the liquid crystal capacitor and the storage capacitor after displaying the image for a long time.
- the accumulated charges will cause the corresponding pixels to be in different gray levels, thereby Some image sticking remains on the display device, and the image afterimage is the shutdown image.
- the image sticking elimination circuit 10 includes a detecting unit 11 and a control unit 12, wherein the detecting unit 11 is connected to the control unit 12.
- the detecting unit 11 is configured to generate a control signal after detecting that the display device is turned off; the control unit 12 is configured to control the gate driving unit of the display device according to the control signal to cause the VGL output by the gate driving unit ( V Gate Low, the gate low level is a preset level, wherein the preset level is used to turn on an active switch of the display device, such as a thin film transistor. Specifically, the preset level may be a high level, and the thin film transistor of the display device can be turned on.
- the control unit 12 controls the gate low level to be a high level, and the high level signal causes all active switches (thin film transistors) of the display device to be normally open, thereby accelerating the liquid crystal capacitance and storage of the display device. Can discharge the capacitor, thus eliminating the phenomenon of shutdown afterimage.
- the detection unit 11 and the control unit 12 can be implemented by simple electronic components. Therefore, compared with the existing gate driving circuit having the XAO signal, not only the phenomenon of shutdown image sticking but also the cost of the display device can be reduced.
- the detecting unit 11 includes: a comparator U1 and a first capacitor C1; the non-inverting terminal of the comparator U1 is configured to receive the first preset level A1 and is grounded through the first capacitor C1, and the counter of the comparator U1 The phase terminal is for receiving the second preset level A, and the output of the comparator U1 is connected to the control unit 12.
- the control unit 12 includes a first field effect transistor T1, a second field effect transistor T2, a first resistor R1 and a second capacitor C2, wherein the first field effect transistor T1 and the second field effect transistor T2 are MOS transistors.
- the gate G of the first field effect transistor T1 is connected to the output terminal of the comparator U1
- the source S is connected to the gate G of the second field effect transistor T and grounded through the first resistor R1
- the drain D is used to receive the The second preset level A.
- the source S of the second field effect transistor T2 is for receiving a preset level B and is grounded through a second capacitor C2, and the drain D is connected to the gate driving unit. Specifically, it is connected to the GOA circuit of the display device.
- the first preset level A1 when the display device is in normal operation, the first preset level A1 is equal to the second preset level A, so that the comparator U1 outputs a low level control signal; when the display device is turned off, the first preset The level A1 is greater than the second preset level A under the storage of the first capacitor C1, so that the comparator U1 outputs a high level control signal.
- the gate of the first field effect transistor T1 When the display device is in normal operation, when the comparator U1 outputs a low-level control signal, the gate of the first field effect transistor T1 is at a low level, and the source is also grounded through the first resistor, and thus the first field effect transistor T1 is disconnected.
- the gate of the second field effect transistor T2 is also at a low level, and the second field effect transistor T2 is also turned off, so the afterimage removal circuit does not function on the gate low level signal of the gate driving unit of the display device. That does not affect the normal operation of the display device.
- the comparator U1 When the display device is turned off, the comparator U1 outputs a high level control signal, the gate of the first field effect transistor T1 is at a high level, and the source is at a low level, so the first field effect transistor T1 is turned on.
- the gate of the second field effect transistor T2 is at a second preset level A, wherein the second preset level A is preset to be greater than the preset level B, so the second field effect transistor T2 is also turned on, and the second field effect is
- the transistor T2 is turned on, so that the gate low level of the output of the gate driving unit is a preset level B, wherein the preset level B is used to turn on all the thin film transistors of the display device, so that when the display device is turned off, the acceleration is accelerated.
- the discharge of the liquid crystal capacitor and the storage capacitor of the display device eliminates the phenomenon of shutdown afterimage.
- the display device includes a plurality of scanning lines S and data lines D, and the scanning lines S and the data lines D define a plurality of pixel units.
- Each of the pixel units includes a liquid crystal capacitor C LC formed by a pixel electrode and a common electrode, and a storage capacitor C St , and each pixel unit is provided with a thin film transistor whose gate is connected to a scan line, the thin film The source of the transistor is connected to the data line.
- the scan line is connected to the gate driving unit, and the gate driving unit outputs a gate pulse signal for opening the thin film transistor row by row.
- the afterimage removal circuit controls the gate low level of the output of the gate driving unit to be a preset level for turning on all the thin film transistors (TFTs) that turn on the display device.
- TFTs thin film transistors
- the capacitance values of the first capacitor C1 and the second capacitor C2 are 5-15 ⁇ F.
- the first capacitor C1 and the second capacitor C2 have a withstand voltage of 15-25V.
- the first field effect transistor T1 and the second field effect transistor T2 have an operating voltage of 30 to 40 volts.
- the resistance of the first resistor is 4.7 K ⁇ .
- the image sticking elimination circuit controls the gate low level to be high when the display device is turned off, so that the thin film transistor is turned on, accelerating the discharge of the liquid crystal capacitor and the storage capacitor of the display device, thereby eliminating the shutdown image.
- the detection unit and the control unit can be implemented by the comparator and the field effect transistor, thereby reducing the cost of the display device compared to the existing gate drive circuit having the XAO signal.
- FIG. 4 is a schematic structural diagram of a display device provided by the present application.
- the display device 20 uses the afterimage removal circuit 10 in the above embodiment, and for the sake of brevity of the description, no further details are provided herein.
- the display device 20 includes a display panel, and the afterimage removal circuit is disposed on the display panel.
- the afterimage removal circuit can be integrated in the gate driving unit of the display panel for eliminating the shutdown of the display device 20. Shutdown afterimage problem.
- the display panel can be, for example, a twisted nematic liquid crystal display panel, a planar conversion type liquid crystal display panel, a multi-quadrant vertical alignment type liquid crystal display panel, an OLED display panel, a QLED display panel, or other display panel.
- the display device 20 is a liquid crystal display device, and specifically may be a thin film transistor liquid crystal display.
- the display device 20 is a computer display. It can be understood that in other embodiments, the display device 20 can also be a display of other electronic devices such as a tablet computer or a mobile phone.
- the shape of the display device 20 in FIG. 4 is not used to limit the specific structure of the display device in the present application.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal (AREA)
Abstract
公开了一种残影消除电路(10)及显示装置。该电路包括侦测单元(11)和控制单元(12)。侦测单元(11)用于在侦测出显示装置关机后生成控制信号;控制单元(12)用于根据控制信号控制显示装置的栅极驱动单元输出的栅极低电平为预设电平,进而打开显示装置的主动开关,加速了显示装置的液晶电容和储能电容的放电,从而消除关机残影现象。
Description
技术领域
本申请涉及显示技术领域,尤其涉及一种残影消除电路及显示装置。
背景技术
目前,液晶显示器是主流的显示器,包括电脑、手机和电视等电子设备均需使用液晶显示器。但是,由于液晶面板的液晶电容和存储电容工作机制,导致在液晶显示器关机时,液晶面板中的电容得不到有效释放,会在显示屏上留下残留图像,形成关机残影问题。
为了解决该关机残影的问题,现有技术中有多种残影消除电路,一种常见的电路为利用栅极驱动单元的XAO(Output ALL-ON
Control,信号强制拉高,也称为XON)信号,正常工作时XAO信号为高电平,栅极驱动单元依次打开 TFT(Thin Film
Transistor,薄膜晶体管)的栅极正常显示;当关机时XAO信号为低电平,栅极驱动打开所述TFT
的栅极,加速液晶显示器的电容放电,进而消除关机残影。然而现有的具有XAO信号的栅极驱动电路较为复杂,导致液晶显示器的成本较高。
发明内容
本申请的实施例提供了一种残影消除电路及显示装置,旨在消除显示装置关机的残影现象同时降低显示装置的成本。
第一方面,提供了一种残影消除电路,应用于显示装置,该残影消除电路包括:
侦测单元,用于在侦测出所述显示装置是否关机后,并在所述显示装置关机后生成控制信号;
控制单元,与所述侦测单元连接,用于根据所述控制信号控制所述显示装置的栅极驱动单元,以使得所述栅极驱动单元输出的栅极低电平为预设电平,其中所述预设电平用于打开所述显示装置的主动开关;
主动开关,在所述显示装置关机后,其打开以加速所述显示装置的液晶电容和储能电容的放电。
在本申请的残影消除电路中,所述侦测单元包括:比较器和第一电容;所述比较器的同相端用于接收第一预设电平且通过所述第一电容接地,反相端用于接收第二预设电平,输出端与所述控制单元连接;
其中,在所述显示装置正常工作时,所述第一预设电平等于所述第二预设电平,使得所述比较器输出低电平控制信号;在所述显示装置关机时,所述第一预设电平在所述第一电容稳压作用下大于所述第二预设电平,使得所述比较器输出高电平控制信号。
在本申请的残影消除电路中,所述控制单元包括第一场效应晶体管、第二场效应晶体管、第一电阻和第二电容;
所述第一场效应晶体管的栅极与所述比较器的输出端连接,源极与所述第二场效应晶体管的栅极连接且通过所述第一电阻接地,漏极用于接收所述第二预设电平;
所述第二场效应晶体管的源极用于接收所述预设电平且通过所述第二电容接地,漏极与所述栅极驱动单元连接。
在本申请的残影消除电路中,所述残影消除电路可集成在所述栅极驱动单元中。
在本申请的残影消除电路中,所述第一电容和第二电容为5-15μF。
在本申请的残影消除电路中,所述第一电容和第二电容的耐压值为15-25V。
在本申请的残影消除电路中,所述第一场效应晶体管和第二场效应晶体管的工作电压为30至40伏。
第二方面,还提供了一种显示装置,该显示装置包括:
显示面板;
残影消除电路,所述残影消除电路设置在所述显示面板上,所述残影消除电路包括:
侦测单元,用于在侦测出所述显示装置是否关机后,并在所述显示装置关机后生成控制信号;
控制单元,与所述侦测单元连接,用于根据所述控制信号控制所述显示装置的栅极驱动单元,以使得所述栅极驱动单元输出的栅极低电平为预设电平,其中所述预设电平用于打开所述显示装置的主动开关;
主动开关,在所述显示装置关机后,其打开以加速所述显示装置的液晶电容和储能电容的放电。
在本申请的显示装置中,所述侦测单元包括:比较器和第一电容;所述比较器的同相端用于接收第一预设电平且通过所述第一电容接地,反相端用于接收第二预设电平,输出端与所述控制单元连接;
其中,在所述显示装置正常工作时,所述第一预设电平等于所述第二预设电平,使得所述比较器输出低电平控制信号;在所述显示装置关机时,所述第一预设电平在所述第一电容稳压作用下大于所述第二预设电平,使得所述比较器输出高电平控制信号。
在本申请的显示装置中,所述控制单元包括第一场效应晶体管、第二场效应晶体管、第一电阻和第二电容;
所述第一场效应晶体管的栅极与所述比较器的输出端连接,源极与所述第二场效应晶体管的栅极连接且通过所述第一电阻接地,漏极用于接收所述第二预设电平;
所述第二场效应晶体管的源极用于接收所述预设电平且通过所述第二电容接地,漏极与所述栅极驱动单元连接。
本申请的实施例的残影消除电路包括侦测单元和控制单元,其中所述侦测单元和控制单元连接,控制单元与显示装置的栅极驱动单元连接;侦测单元用于在侦测出显示装置关机后生成控制信号;控制单元用于在接收到所述控制信号时,控制所述显示装置的栅极驱动单元以使得所述栅极驱动单元输出的栅极低电平为预设电平,该预设电平用于打开所述显示装置的主动开关。比如预设电平为高电平,用于打开所述显示装置所有的主动开关。显示装置关机时,栅极低电平为高电平,主动开关为常开,加速了显示装置的液晶电容和储能电容的放电,从而消除关机残影现象,同时侦测单元和控制单元可以由比较器和场效应晶体管实现,因此,与现有的具有XAO信号的栅极驱动电路相比,降低了显示装置的成本。
附图说明
为了更清楚地说明本申请实施例技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图 1是本申请实施例提供的一种残影消除电路的示意图;
图 2是本申请实施例提供的一种残影消除电路的另一示意图;
图 3是本申请实施例提供的显示装置的阵列电路示意图;
图 4是本申请实施例提供的一种显示装置的结构示意图。
具体实施方式
下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。
请参阅图1,图
1是本申请实施例提供的一种残影消除电路的示意图。该残影电路可集成在显示装置的栅极驱动单元中,用于消除显示装置在关机时残留的一些图像,即关机残影。
关机残影是由于显示装置在长时间显示图像后,会在液晶电容和储能电容上累积电荷,当显示装置关断电源时,这些累积电荷会使相应的像素处于不同的灰阶,从而在显示装置上残留一些图像残影,该图像残影即为关机残影。
其中,该残影消除电路如图1所示,该残影消除电路10包括侦测单元11和控制单元12,其中侦测单元11与控制单元12连接。
侦测单元11用于在侦测出显示装置关机后生成控制信号;控制单元12用于根据所述控制信号控制所述显示装置的栅极驱动单元以使得所述栅极驱动单元输出的VGL(V
gate
low,栅极低电平)为预设电平,其中预设电平用于打开所述显示装置的主动开关,该主动开关例如为薄膜晶体管。具体地,该预设电平可以为高电平,能打开显示装置的薄膜晶体管即可。
当显示装置关机时,控制单元12控制栅极低电平为高电平,高电平信号使得显示装置所有的主动开关(薄膜晶体管)均为常开,因此加速了显示装置的液晶电容和储能电容的放电,从而消除关机残影现象。侦测单元11和控制单元12可以由简单电子元器件实现。因此,与现有的具有XAO信号的栅极驱动电路相比,不仅可以消除关机残影现象,又降低了显示装置的成本。
请参阅图2,图
2是本申请实施例提供的一种残影消除电路的另一示意图。如图2所示,侦测单元11包括:比较器U1和第一电容C1;比较器U1的同相端用于接收第一预设电平A1且通过第一电容C1接地,比较器U1的反相端用于接收第二预设电平A,比较器U1的输出端与控制单元12连接。
控制单元12包括第一场效应晶体管T1、第二场效应晶体管T2、第一电阻R1和第二电容C2,其中第一场效应晶体管T1和第二场效应晶体管T2为MOS管。
第一场效应晶体管T1的栅极G与比较器U1的输出端连接,源极S与第二场效应晶体管T的栅极G连接且通过第一电阻R1接地,漏极D用于接收所述第二预设电平A。
第二场效应晶体管T2的源极S用于接收预设电平B且通过第二电容C2接地,漏极D与所述栅极驱动单元连接。具体地,与显示装置的GOA电路连接。
其中,在所述显示装置正常工作时,第一预设电平A1等于第二预设电平A,使得比较器U1输出低电平控制信号;在所述显示装置关机时,第一预设电平A1在第一电容C1储能稳压作用下大于第二预设电平A,使得比较器U1输出高电平控制信号。
在显示装置正常工作时,比较器U1输出低电平控制信号时,第一场效应晶体管T1的栅极为低电平,源极通过第一电阻接地也为低电平,因此第一场效应晶体管T1断开。第二场效应晶体管T2的栅极也为低电平,第二场效应晶体管T2也是断开,因此该残影消除电路对显示装置的栅极驱动单元的栅极低电平信号的不起作用,即不影响显示装置的正常工作。
在显示装置关机时,比较器U1输出高电平控制信号,第一场效应晶体管T1的栅极为高电平,源极为低电平,因此第一场效应晶体管T1导通。第二场效应晶体管T2的栅极为第二预设电平A,其中预先设置为第二预设电平A大于预设电平B,因此第二场效应晶体管T2也导通,第二场效应晶体管T2导通,使得栅极驱动单元的输出的栅极低电平为预设电平B,其中预设电平B用于打开显示装置所有的薄膜晶体管,因此在显示装置关机时,加速了显示装置的液晶电容和储能电容的放电,从而消除关机残影现象。
具体地,如图3所示,显示装置包括多条扫描线S和数据线D,扫描线S和数据线D限定多个像素单元。每个像素单元包括由像素电极和公共电极形成的液晶电容CLC以及储能电容CSt,且每个像素单元均设有一个薄膜晶体管,该薄膜晶体管的栅极与扫描线连接,该该薄膜晶体管的源极与数据线连接。其中扫描线与栅极驱动单元连接,该栅极驱动单元输出栅极脉冲信号用于逐行打开薄膜晶体管。
当显示装置关机时,该残影消除电路控制栅极驱动单元的输出的栅极低电平为预设电平,该预设电平用于打开打开显示装置所有的薄膜晶体管(TFT)。在关机时,显示装置的阵列基板上的TFT均打开,加速了每个像素单元中的液晶电容CLC和储能电容CSt放电,进而消除了关机带来的残影问题。
在本申请的实施例中,第一电容C1和第二电容C2的容值为5-15μF。第一电容C1和第二电容C2的耐压值为15-25V。
在本申请的实施例中,第一场效应晶体管T1和第二场效应晶体管T2的工作电压为30至40伏。
在本申请的实施例中,第一电阻的阻值为4.7KΩ。
综上,该残影消除电路,在显示装置关机时,控制栅极低电平为高电平,使得薄膜晶体管打开,加速了显示装置的液晶电容和储能电容的放电,从而消除关机残影现象,同时侦测单元和控制单元可以由比较器和场效应晶体管实现,因此,与现有的具有XAO信号的栅极驱动电路相比,降低了显示装置的成本。
请参阅图4,图
4是本申请提供的一种显示装置的结构示意图。该显示装置20使用上述实施例中的残影消除电路10,为了说明书的简洁性,在此不作赘述。具体地,该显示装置20包括一显示面板,残影消除电路设置在所述显示面板上,该残影消除电路可以集成在显示面板的栅极驱动单元中,用于消除显示装置20关机产生的关机残影问题。
在某些实施例中,显示面板可例如为:扭曲向列型液晶显示面板,平面转换型液晶显示面板、多象限垂直配向型液晶显示面板、OLED显示面板、QLED显示面板或其他显示面板。
该显示装置20为液晶显示装置,具体可以薄膜晶体管液晶显示器。在图4中,该显示装置20为计算机显示器。可以理解的是,在其他实施例中,该显示装置20也可以为平板电脑或手机等其他电子设备的显示器,图4中的显示装置20的形状不用于限制本申请中显示装置的具体结构。
以上所述,仅为本申请的具体实施方式,但本申请的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本申请揭露的技术范围内,可轻易想到各种等效的修改或替换,这些修改或替换都应涵盖在本申请的保护范围之内。因此,本申请的保护范围应以权利要求的保护范围为准。
Claims (20)
- 一种残影消除电路,应用于显示装置,其包括:侦测单元,用于在侦测出所述显示装置是否关机后,并在所述显示装置关机后生成控制信号;控制单元,与所述侦测单元连接,用于根据所述控制信号控制所述显示装置的栅极驱动单元,以使得所述栅极驱动单元输出的栅极低电平为高电平,其中所述高电平用于打开所述显示装置的主动开关;主动开关,在所述显示装置关机后,其打开以加速所述显示装置的液晶电容和储能电容的放电。
- 根据权利要求1所述的残影消除电路,其中所述主动开关包括薄膜晶体管。
- 根据权利要求1所述的残影消除电路,其中所述侦测单元包括:比较器和第一电容;所述比较器的同相端用于接收第一预设电平且通过所述第一电容接地,反相端用于接收第二预设电平,输出端与所述控制单元连接;其中,在所述显示装置正常工作时,所述第一预设电平等于所述第二预设电平,使得所述比较器输出低电平控制信号;在所述显示装置关机时,所述第一预设电平在所述第一电容稳压作用下大于所述第二预设电平,使得所述比较器输出高电平控制信号。
- 根据权利要求3所述的残影消除电路,其中所述控制单元包括第一场效应晶体管、第二场效应晶体管、第一电阻和第二电容;所述第一场效应晶体管的栅极与所述比较器的输出端连接,源极与所述第二场效应晶体管的栅极连接且通过所述第一电阻接地,漏极用于接收所述第二预设电平;所述第二场效应晶体管的源极用于接收所述预设电平且通过所述第二电容接地,漏极与所述栅极驱动单元连接。
- 一种残影消除电路,应用于显示装置,其包括:侦测单元,用于在侦测出所述显示装置是否关机后,并在所述显示装置关机后生成控制信号;控制单元,与所述侦测单元连接,用于根据所述控制信号控制所述显示装置的栅极驱动单元,以使得所述栅极驱动单元输出的栅极低电平为预设电平,其中所述预设电平用于打开所述显示装置的主动开关;主动开关,在所述显示装置关机后,其打开以加速所述显示装置的液晶电容和储能电容的放电。
- 根据权利要求5所述的残影消除电路,其中所述主动开关包括薄膜晶体管。
- 根据权利要求5所述的残影消除电路,其中所述侦测单元包括:比较器和第一电容;所述比较器的同相端用于接收第一预设电平且通过所述第一电容接地,反相端用于接收第二预设电平,输出端与所述控制单元连接;其中,在所述显示装置正常工作时,所述第一预设电平等于所述第二预设电平,使得所述比较器输出低电平控制信号;在所述显示装置关机时,所述第一预设电平在所述第一电容稳压作用下大于所述第二预设电平,使得所述比较器输出高电平控制信号。
- 根据权利要求7所述的残影消除电路,其中所述控制单元包括第一场效应晶体管、第二场效应晶体管、第一电阻和第二电容;所述第一场效应晶体管的栅极与所述比较器的输出端连接,源极与所述第二场效应晶体管的栅极连接且通过所述第一电阻接地,漏极用于接收所述第二预设电平;所述第二场效应晶体管的源极用于接收所述预设电平且通过所述第二电容接地,漏极与所述栅极驱动单元连接。
- 根据权利要求5所述的残影消除电路,其中所述残影消除电路可集成在所述栅极驱动单元中。
- 根据权利要求8所述的残影消除电路,其中所述第一电容和第二电容为5-15μF。
- 根据权利要求8所述的残影消除电路,其中所述第一电容和第二电容的耐压值为15-25V。
- 根据权利要求8所述的残影消除电路,其中所述第一场效应晶体管和第二场效应晶体管的工作电压为30至40伏。
- 一种显示装置,其包括:显示面板;残影消除电路,所述残影消除电路设置在所述显示面板上,所述残影消除电路包括:侦测单元,用于在侦测出所述显示装置是否关机后,并在所述显示装置关机后生成控制信号;控制单元,与所述侦测单元连接,用于根据所述控制信号控制所述显示装置的栅极驱动单元,以使得所述栅极驱动单元输出的栅极低电平为预设电平,其中所述预设电平用于打开所述显示装置的主动开关;主动开关,在所述显示装置关机后,其打开以加速所述显示装置的液晶电容和储能电容的放电。
- 根据权利要求13所述的显示装置,其中所述主动开关包括薄膜晶体管。
- 根据权利要求13所述的显示装置,其中所述侦测单元包括:比较器和第一电容;所述比较器的同相端用于接收第一预设电平且通过所述第一电容接地,反相端用于接收第二预设电平,输出端与所述控制单元连接;其中,在所述显示装置正常工作时,所述第一预设电平等于所述第二预设电平,使得所述比较器输出低电平控制信号;在所述显示装置关机时,所述第一预设电平在所述第一电容稳压作用下大于所述第二预设电平,使得所述比较器输出高电平控制信号。
- 根据权利要求15所述的显示装置,其中所述控制单元包括第一场效应晶体管、第二场效应晶体管、第一电阻和第二电容;所述第一场效应晶体管的栅极与所述比较器的输出端连接,源极与所述第二场效应晶体管的栅极连接且通过所述第一电阻接地,漏极用于接收所述第二预设电平;所述第二场效应晶体管的源极用于接收所述预设电平且通过所述第二电容接地,漏极与所述栅极驱动单元连接。
- 根据权利要求13所述的显示装置,其中所述残影消除电路可集成在所述栅极驱动单元中。
- 根据权利要求16所述的显示装置,其中所述第一电容和第二电容为5-15μF。
- 根据权利要求16所述的显示装置,其中所述第一电容和第二电容的耐压值为15-25V。
- 根据权利要求16所述的显示装置,其中所述第一场效应晶体管和第二场效应晶体管的工作电压为30至40伏。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/610,198 US11335289B2 (en) | 2017-05-05 | 2017-06-23 | Blur eliminating circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710313263.1 | 2017-05-05 | ||
CN201710313263.1A CN106952628B (zh) | 2017-05-05 | 2017-05-05 | 一种残影消除电路及显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018201592A1 true WO2018201592A1 (zh) | 2018-11-08 |
Family
ID=59479066
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2017/089665 WO2018201592A1 (zh) | 2017-05-05 | 2017-06-23 | 一种残影消除电路及显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11335289B2 (zh) |
CN (1) | CN106952628B (zh) |
WO (1) | WO2018201592A1 (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107610666B (zh) * | 2017-10-17 | 2020-03-17 | 深圳市华星光电技术有限公司 | 消除关机残影的电路及方法 |
CN108877710B (zh) * | 2018-07-03 | 2020-12-08 | 京东方科技集团股份有限公司 | 栅极开态电压提供单元、方法、显示驱动模组和显示装置 |
CN108962165B (zh) * | 2018-07-18 | 2021-08-31 | 南京熊猫电子制造有限公司 | 一种消除igzo显示面板掉电残影的电路及方法 |
CN109243398A (zh) * | 2018-11-12 | 2019-01-18 | 惠科股份有限公司 | 显示面板的驱动电路及显示装置 |
CN109272967B (zh) | 2018-11-12 | 2020-07-07 | 惠科股份有限公司 | 控制电路、显示装置及控制电路的控制方法 |
CN109147710A (zh) * | 2018-11-12 | 2019-01-04 | 惠科股份有限公司 | 显示面板的驱动电路及显示装置 |
CN109377954B (zh) * | 2018-11-14 | 2020-05-22 | 惠科股份有限公司 | 一种显示面板的驱动方法和驱动电路 |
CN109461422B (zh) * | 2018-12-28 | 2020-12-29 | 惠科股份有限公司 | 放电控制电路及显示装置 |
CN109872698B (zh) * | 2019-04-12 | 2021-07-23 | Tcl华星光电技术有限公司 | 公共电极放电电路、源极驱动电路及公共电极放电方法 |
CN110310610A (zh) * | 2019-07-30 | 2019-10-08 | 昆山龙腾光电有限公司 | 控制电路及其显示装置 |
CN111161687A (zh) * | 2019-12-12 | 2020-05-15 | 广州视源电子科技股份有限公司 | 一种电荷释放方法、装置、存储介质及电子设备 |
CN111354321B (zh) * | 2020-03-19 | 2022-03-25 | 福州京东方光电科技有限公司 | 一种电平处理电路、栅极驱动电路、显示装置 |
CN112614469B (zh) * | 2020-12-24 | 2022-05-20 | 北京集创北方科技股份有限公司 | 电子装置、驱动设备、电源及电子设备 |
CN112967692B (zh) * | 2021-02-26 | 2022-01-04 | 惠科股份有限公司 | 一种残影消除电路及显示装置 |
CN113589718A (zh) * | 2021-07-12 | 2021-11-02 | 未来穿戴技术有限公司 | 开关机控制电路、控制方法、存储介质及按摩设备 |
CN113643658B (zh) * | 2021-10-14 | 2022-01-14 | 惠科股份有限公司 | 显示面板的调试方法、显示设备及存储介质 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002175063A (ja) * | 2000-10-11 | 2002-06-21 | Au Optronics Corp | Lcdの残像改善システム |
CN204558001U (zh) * | 2015-04-16 | 2015-08-12 | 昆山龙腾光电有限公司 | 关机残影消除电路及栅极驱动电路 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1666242A (zh) * | 2002-04-26 | 2005-09-07 | 东芝松下显示技术有限公司 | 用于场致发光显示屏的驱动电路 |
US7679595B2 (en) * | 2004-07-30 | 2010-03-16 | Tpo Displays Corp. | Image sticking prevention circuit for display device |
CN102855839A (zh) * | 2012-09-21 | 2013-01-02 | 京东方科技集团股份有限公司 | 用于消除显示器关机残影的电路 |
CN105118472A (zh) * | 2015-10-08 | 2015-12-02 | 重庆京东方光电科技有限公司 | 像素阵列的栅极驱动装置及其驱动方法 |
CN105845069B (zh) * | 2016-06-17 | 2018-11-23 | 京东方科技集团股份有限公司 | 一种关机残影消除电路及其驱动方法、显示装置 |
CN105913828A (zh) * | 2016-07-05 | 2016-08-31 | 京东方科技集团股份有限公司 | 残影消除电路、栅极驱动电路及显示装置 |
-
2017
- 2017-05-05 CN CN201710313263.1A patent/CN106952628B/zh active Active
- 2017-06-23 US US16/610,198 patent/US11335289B2/en active Active
- 2017-06-23 WO PCT/CN2017/089665 patent/WO2018201592A1/zh active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002175063A (ja) * | 2000-10-11 | 2002-06-21 | Au Optronics Corp | Lcdの残像改善システム |
CN204558001U (zh) * | 2015-04-16 | 2015-08-12 | 昆山龙腾光电有限公司 | 关机残影消除电路及栅极驱动电路 |
Also Published As
Publication number | Publication date |
---|---|
US11335289B2 (en) | 2022-05-17 |
US20200372871A1 (en) | 2020-11-26 |
CN106952628A (zh) | 2017-07-14 |
CN106952628B (zh) | 2018-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018201592A1 (zh) | 一种残影消除电路及显示装置 | |
CN108172157B (zh) | 一种显示装置及其驱动方法 | |
US10930361B2 (en) | Voltage control circuit, shift register unit and display device | |
WO2015137709A1 (ko) | 표시장치 | |
KR101581147B1 (ko) | 외부 보상용 감지 회로, 이의 감지 방법 및 표시 장치 | |
WO2015137706A1 (ko) | 표시장치 및 그 구동방법 | |
WO2015053569A1 (en) | Display driving circuit, display device, and portable terminal including the display driving circuit and the display device | |
KR101576405B1 (ko) | 외부 보상 감지 회로와 그 감지 방법 및 디스플레이 디바이스 | |
WO2014176821A1 (zh) | 栅极驱动器及显示装置 | |
CN108231022B (zh) | 液晶显示装置的驱动电路及驱动方法、液晶显示装置 | |
WO2020096202A1 (en) | Display apparatus and control method thereof | |
JP2014182203A (ja) | 表示装置および電子機器 | |
WO2017075843A1 (zh) | 一种扫描驱动装置 | |
CN108962174B (zh) | 消除关机闪白的电路、其驱动方法及显示面板、显示装置 | |
US20060146979A1 (en) | Shift register without noise and liquid crystal display device having the same | |
WO2020140236A1 (zh) | 信号保护电路、其驱动方法及设备 | |
WO2017201811A1 (zh) | 一种液晶显示器的驱动方法及驱动装置 | |
WO2020098064A1 (zh) | 控制电路、显示装置及控制电路的控制方法 | |
WO2017049742A1 (zh) | 一种goa电路及其驱动方法、液晶显示器 | |
WO2017152548A1 (zh) | 关机用电路、外围驱动装置和液晶面板 | |
US20210210044A1 (en) | Booster circuit, shutdown circuit, methods for driving the same, and display apparatus | |
US11366020B2 (en) | Temperature sensor, array substrate, display apparatus and voltage adjustment method | |
US20090244421A1 (en) | Display apparatus | |
WO2016037347A1 (zh) | 显示面板测试装置及方法 | |
KR20060045982A (ko) | 액정표시장치, 그 구동회로 및 구동방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17908604 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 19.05.2020) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17908604 Country of ref document: EP Kind code of ref document: A1 |