WO2018171141A1 - 一种单相电压数字锁相方法 - Google Patents

一种单相电压数字锁相方法 Download PDF

Info

Publication number
WO2018171141A1
WO2018171141A1 PCT/CN2017/102881 CN2017102881W WO2018171141A1 WO 2018171141 A1 WO2018171141 A1 WO 2018171141A1 CN 2017102881 W CN2017102881 W CN 2017102881W WO 2018171141 A1 WO2018171141 A1 WO 2018171141A1
Authority
WO
WIPO (PCT)
Prior art keywords
phase
frequency
signal
level
sampling period
Prior art date
Application number
PCT/CN2017/102881
Other languages
English (en)
French (fr)
Inventor
易龙强
王定富
蔡钟山
Original Assignee
漳州科华技术有限责任公司
厦门科华恒盛股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 漳州科华技术有限责任公司, 厦门科华恒盛股份有限公司 filed Critical 漳州科华技术有限责任公司
Publication of WO2018171141A1 publication Critical patent/WO2018171141A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop

Definitions

  • the invention relates to a single phase voltage digital phase locking method.
  • the three-phase power source forms a vector form in space, it can conveniently use mathematical tools such as spatial coordinate rotation transformation, and form a three-phase digital inverter power phase-locking technology with the principle of digital phase-locked loop.
  • mathematical tools such as spatial coordinate rotation transformation, and form a three-phase digital inverter power phase-locking technology with the principle of digital phase-locked loop.
  • the power supply voltage has only one phase, it is difficult to directly utilize the characteristics of the space vector for digital phase-locked loop control.
  • phase-detection and phase-locked loop control of the existing single-phase power supply voltage it is common to delay the voltage to be measured by 90° to form an orthogonal two-phase voltage signal, and the voltage to be measured and the delayed voltage signal are exactly at ⁇ .
  • ⁇ coordinate system two-phase signals perpendicular to each other are formed, and after the plane is rotated, a vector circle is formed, and then a plane coordinate rotation transformation is performed to realize single-phase voltage phase discrimination.
  • This method is simple to calculate, but at least one quarter of the data needs to be retained, and the system memory is large.
  • the technical solution of the present invention is: a single-phase voltage digital phase-locking method, comprising the following steps:
  • Step S1 discretely sampling the voltage signal to be tested u 0 at a sampling frequency f s and constructing a level vector
  • u 0 (k) represents the sampled value of the voltage signal u 0 to be tested in the current sampling period
  • u 0 (kn) represents that the voltage signal u 0 to be tested is in the nth sampling period before the current sampling period.
  • Sampled value, n is a positive integer
  • Step S2 constructing a level signal u 1 of frequency f 1 in the current sampling period with f s as the sampling frequency, and constructing a level vector Where u 1 (k) represents a corresponding constructed value in the current sampling period, and u 1 (kn) represents a constructed value corresponding to the nth sampling period of the level signal u 1 before the current sampling period;
  • Step S3 Level vector And level vector Performing an orthogonal product operation to obtain a phase difference component V q ; inputting the obtained phase difference component V q into a PI controller, and controlling the loop through the PI controller to adjust the phase difference component V q to 0;
  • the incremental angular frequency ⁇ output by the controller and a reference angular frequency ⁇ 0 are cumulatively obtained to obtain an angular frequency ⁇ ′, and are integrated by an integrator to output a phase angle ⁇ ′, and after reaching a steady state, the output phase angle ⁇ ′ is a phase of the voltage signal to be measured;
  • the reference angular frequency ⁇ 0 is an angular frequency of the voltage signal u 0 to be measured, and the frequency in the step S2
  • the level signal u 1 is a sinusoidal level signal or a cosine level signal.
  • the value range of the n is: 1 ⁇ n ⁇ 10.
  • the initial value of the f 1 is
  • the frequency of the voltage signal u 0 to be measured is f 0
  • the sampling frequency f s ranges as follows: f s ⁇ 100f 0 .
  • the level vector And level vector The orthogonal product operation is as follows:
  • the invention provides a single-phase voltage digital phase-locking method, and constructs a sinusoidal level signal similar to the voltage signal to be measured and having a frequency f 1 , and the initial value of f 1 is
  • the control makes the phase difference component V q of the two vectors approach 0, and when the control reaches the steady state, the output phase angle ⁇ ′ tracks the signal to be tested.
  • Figure 1 is a schematic diagram of the control of the present invention.
  • Figure 3 is an embodiment of the present invention Vector magnitude.
  • Figure 4 is an embodiment of the present invention Vector phase angle.
  • Figure 5 is an embodiment of the present invention Schematic diagram.
  • the invention relates to a single-phase voltage digital phase-locking method.
  • the control principle is shown in FIG. 1 and includes the following steps:
  • Step S1 discretely sampling the voltage signal to be tested u 0 at a sampling frequency f s and constructing a level vector
  • u 0 (k) represents the sampled value of the voltage signal u 0 to be tested in the current sampling period
  • u 0 (kn) represents that the voltage signal u 0 to be tested is in the nth sampling period before the current sampling period.
  • Sampled value, n is a positive integer
  • Step S2 construct a level signal u 1 of frequency f 1 in the current sampling period with f s as the sampling frequency, and construct a level vector Where u 1 (k) represents a corresponding constructed value in the current sampling period, and u 1 (kn) represents a constructed value corresponding to the nth sampling period of the level signal u 1 before the current sampling period;
  • Step S3 Level vector And level vector Performing an orthogonal product operation to obtain a phase difference component V q ; inputting the obtained phase difference component V q into a PI controller, and controlling the loop through the PI controller to adjust the phase difference component V q to 0;
  • the incremental angular frequency ⁇ output by the controller and a reference angular frequency ⁇ 0 are cumulatively obtained to obtain an angular frequency ⁇ ′, and are integrated by an integrator to output a phase angle ⁇ ′, and after reaching a steady state, the output phase angle ⁇ ′ is a phase of the voltage signal to be measured;
  • the reference angular frequency ⁇ 0 is an angular frequency of the voltage signal u 0 to be measured, and the frequency in the step S2
  • the level signal u 1 is a sinusoidal level signal or a cosine level signal.
  • the value range of the n is: 1 ⁇ n ⁇ 10.
  • the initial value f 1 in the step S2, the initial value f 1
  • the frequency of the voltage signal u 0 to be measured is f 0
  • the sampling frequency f s ranges as follows: f s ⁇ 100f 0 .
  • the voltage to be measured is a sinusoidal voltage signal whose initial phase angle is 0 and does not contain harmonic components, but the present invention is to be
  • the voltage measurement signal is not limited to this, and is also applicable to a sinusoidal voltage signal having a different number of harmonic interferences and/or an initial phase angle of not 0, or other voltage signals to be tested which can be equivalently converted into a sinusoidal voltage signal.
  • level value of the current sampling period is compared with the level value of the previous sampling period to form a level vector, that is:
  • a level signal u 1 having the same frequency as f 1 and the same voltage to be measured is constructed in the sampling period, and the level signal constructed by the current sampling period is:
  • level vector formed by the current constructed level value and the previous sampling period constitutes a level vector, namely:
  • the obtained V q is input to a PI controller, and the PI controller adjusts the phase difference amount V q by the control loop to adjust to 0, and accumulates the output incremental angular frequency ⁇ and a reference angular frequency ⁇ 0 to obtain an angle.
  • the frequency ⁇ ' is integrated by an integrator to output a phase angle ⁇ '. Since the frequency f 1 is adjusted according to the output ⁇ ′ in the control process, f 1 constantly approaches the frequency u 0 of the voltage signal u 0 to be tested, and the error between the two is small, especially when the control is close to the steady state, it can be considered f 1 ⁇ f 0 , then in the above formula (7) Neglect, then
  • the integrator outputs the phase of the voltage signal to be measured or the phase that is delayed by 180° from the phase of the signal to be measured.
  • the phase lag of 180° with the signal to be measured is an unstable equilibrium point, so the ⁇ ′ of the integrator output is the phase ⁇ of the voltage signal to be measured.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Measuring Phase Differences (AREA)

Abstract

本发明涉及一种单相电压数字锁相方法，构建一个与待测电压信号相似的预设电平信号；在控制过程中，根据PI控制器输出的增量角频率与基准角频率累加获取的角频率调整预设频率，控制使得两个电压信号对应的电平矢量的相位差分量趋近为0，在控制达到稳态时，输出的相位角跟踪待测信号的相位，完成锁相功能。本发明利用待测电压信号的当前采样点和之前的第k-n个采样点构成电平矢量，控制过程中，只需保留n个采样点，当n＝1时，只需保留1个采样周期的采样值，占用的存储空间极少，且计算简便实用，可应用于产品开发。

Description

一种单相电压数字锁相方法 技术领域
本发明涉及一种单相电压数字锁相方法。
背景技术
三相电源由于三相电压在空间形成矢量形式，则可以方便的利用空间坐标旋转变换等数学工具，配合数字锁相环原理形成三相数字逆变电源锁相技术。然而，对于单相电源电压，由于电源电压只有一相，难以直接利用空间矢量的特点进行数字锁相环控制。
现有的单相电源电压的鉴相、锁相环控制中，常见的是将待测电压延时90°构成正交的两相电压信号，待测电压和经延时的电压信号正好在α-β坐标系中构成互相垂直的两相信号，在平面旋转后构成矢量圆，然后通过平面坐标旋转变换，实现单相电压鉴相。
技术问题
这种方法计算简单，但至少需要保留四分之一周期以上的数据，系统内存占用量大。
技术解决方案
本发明的目的在于提供一种单相电压数字锁相方法，以克服现有技术中存在的缺陷。
为实现上述目的，本发明的技术方案是：一种单相电压数字锁相方法，包括以下步骤：
步骤S1：将待测电压信号u0以采样频率fs进行离散采样，并构建电平矢量
Figure PCTCN2017102881-appb-000001
其中，u0(k)表示所述待测电压信号u0在当前采样周期内的采样值，u0(k-n)表示所述待测电压信号u0在当前采样周期之前第n个采样周期的采样值，n为正整数；
步骤S2：以fs为采样频率，在当前采样周期中构建一个频率为f1的电平信号u1，并构建一电平矢量
Figure PCTCN2017102881-appb-000002
其中，u1(k)表示在当 前采样周期内对应的构造值，u1(k-n)表示所述电平信号u1在当前采样周期之前第n个采样周期对应的构造值；
步骤S3：将电平矢量
Figure PCTCN2017102881-appb-000003
和电平矢量
Figure PCTCN2017102881-appb-000004
作正交积运算获取相位差分量Vq；将所得的相位差分量Vq输入一PI控制器，并通过该PI控制器控制环路，将相位差分量Vq调节趋向0；将所述PI控制器输出的增量角频率Δω和一基准角频率ω0累加获得一角频率ω′，并经一积分器积分输出相位角θ′，且达到稳态后，所述输出相位角θ′即为待测电压信号的相位；其中，所述基准角频率ω0为所述待测电压信号u0的角频率，所述步骤S2中频率
Figure PCTCN2017102881-appb-000005
在本发明一实施例中，在所述步骤S2中，所述电平信号u1为正弦电平信号或余弦电平信号。
在本发明一实施例中，在所述步骤S1中，所述n的取值范围为：1≤n≤10。
在本发明一实施例中，在所述步骤S2中，所述f1的初始值为
Figure PCTCN2017102881-appb-000006
在本发明一实施例中，所述待测电压信号u0的频率为f0，且所述采样频率fs的取值范围如下：fs≥100f0。
在本发明一实施例中，在所述步骤S3中，所述电平矢量
Figure PCTCN2017102881-appb-000007
和电平矢量
Figure PCTCN2017102881-appb-000008
的正交积运算如下：
Figure PCTCN2017102881-appb-000009
有益效果
本发明提出的一种单相电压数字锁相方法，构建一个与待测电压信号 相似、频率为f1的正弦电平信号，f1的初始值为
Figure PCTCN2017102881-appb-000010
在控制过程中，
Figure PCTCN2017102881-appb-000011
根据角频率ω′(或相位角θ′)调整f1，控制使得两个矢量的相位差分量Vq趋近为0，在控制达到稳态时，输出的相位角θ′跟踪待测信号的相位，完成锁相功能。本发明利用待测电压信号的当前采样点u0(k)和之前的第k-n个采样点u0(k-n)构成电平矢量，控制过程中，只需保留n个采样点，当n＝1时，只需保留1个采样周期的采样值，占用的存储空间极少，且计算简便实用，可应用于产品开发。
附图说明
图1为本发明的控制原理图。
图2为本发明实施例中
Figure PCTCN2017102881-appb-000012
的矢量图。
图3为本发明实施例中
Figure PCTCN2017102881-appb-000013
的矢量幅值。
图4为本发明实施例中
Figure PCTCN2017102881-appb-000014
的矢量相角。
图5为本发明实施例中
Figure PCTCN2017102881-appb-000015
的示意图。
本发明的最佳实施方式
下面结合附图，对本发明的技术方案进行具体说明。
本发明一种单相电压数字锁相方法，控制原理如图1所示，包括以下步骤：
步骤S1：将待测电压信号u0以采样频率fs进行离散采样，并构建电平矢量
Figure PCTCN2017102881-appb-000016
其中，u0(k)表示所述待测电压信号u0在当前采样周期内的采样值，u0(k-n)表示所述待测电压信号u0在当前采样周期之前第n个采样周期的采样值，n为正整数；
步骤S2：以fs为采样频率，在当前采样周期中构建一个频率为f1的电 平信号u1，并构建一电平矢量
Figure PCTCN2017102881-appb-000017
其中，u1(k)表示在当前采样周期内对应的构造值，u1(k-n)表示所述电平信号u1在当前采样周期之前第n个采样周期对应的构造值；
步骤S3：将电平矢量
Figure PCTCN2017102881-appb-000018
和电平矢量
Figure PCTCN2017102881-appb-000019
作正交积运算获取相位差分量Vq；将所得的相位差分量Vq输入一PI控制器，并通过该PI控制器控制环路，将相位差分量Vq调节趋向0；将所述PI控制器输出的增量角频率Δω和一基准角频率ω0累加获得一角频率ω′，并经一积分器积分输出相位角θ′，且达到稳态后，所述输出相位角θ′即为待测电压信号的相位；其中，所述基准角频率ω0为所述待测电压信号u0的角频率，所述步骤S2中频率
Figure PCTCN2017102881-appb-000020
在本发明一实施例中，在所述步骤S2中，所述电平信号u1为正弦电平信号或余弦电平信号。
在本发明一实施例中，在所述步骤S1中，所述n的取值范围为：1≤n≤10。
在本发明一实施例中，在所述步骤S2中，所述f1的初始值为
Figure PCTCN2017102881-appb-000021
在本发明一实施例中，所述待测电压信号u0的频率为f0，且所述采样频率fs的取值范围如下：fs≥100f0。
为便于计算和具体说明，以及让本领域技术人员理解本发明所提出的方法，以下假定待测电压是一个初始相角为0，且不含有谐波分量的正弦电压信号，但本发明的待测电压信号不局限于此，同样适用于含有不同次数谐波干扰和/或初始相位角不为0的正弦电压信号，或其他可等效变换为正弦电压信号的待测电压信号。
假定待测电压信号的表达式为：
u0(t)＝Ｕ０∠0°＝Ｕ０sin(ω0t)        (1)
其中，U0为待测电压幅值，f0为待测电压的频率，ω0＝2πf0。
记采样频率为fs，则离散采样后的电压信号为：
Figure PCTCN2017102881-appb-000022
进一步的，利用当前采样周期的电平值与前一采样周期的电平值组成电平矢量，即：
Figure PCTCN2017102881-appb-000023
则该矢量在平面上形成一个扁圆形轨迹，如错误！未找到引用源。所示。在本实施例中，令f0＝50Hz，fs＝20Hz，式(3)的矢量幅值和矢量相角分别如图3和图4所示。
进一步的，以fs为采样频率，在采样周期中构造一个频率为f1、与待测电压相同的电平信号u1，则当前采样周期构造的电平信号为：
Figure PCTCN2017102881-appb-000024
进一步的，利用当前构造的电平值与前一采样周期构造的电平值组成电平矢量，即：
Figure PCTCN2017102881-appb-000025
如图5所示，定性的示意出矢量
Figure PCTCN2017102881-appb-000026
与矢量
Figure PCTCN2017102881-appb-000027
矢量
Figure PCTCN2017102881-appb-000028
与矢量
Figure PCTCN2017102881-appb-000029
作正交积运算得到相位差分量Vq，如下：
Figure PCTCN2017102881-appb-000030
Figure PCTCN2017102881-appb-000031
进一步的，将得到的Vq输入一PI控制器，PI控制器通过控制环路控制相位差分量Vq调节趋向0，并将输出的增量角频率Δω和一基准角频率ω0累加获得角频率ω′；经一积分器积分输出相位角θ′。由于在控制过程中根据输出的θ′调整频率f1，f1不断趋近待测电压信号u0的频率u0，二者之间误差很小，特别是在控制接近稳态时，可以认为f1≈f0，则上式(7)中
Figure PCTCN2017102881-appb-000032
忽略不计，则
Figure PCTCN2017102881-appb-000033
记
Figure PCTCN2017102881-appb-000034
其中，k表示采样值u0(k)或u1(k)对应的采样周期数，则
Figure PCTCN2017102881-appb-000035
且处于稳态时，
Figure PCTCN2017102881-appb-000036
则
θ＝θ′           (11)
或者
θ-θ′＝１８０°           (12)
因此积分器积分输出的是待测电压信号的相位或与待测信号相位滞后180°的相位。但与待测信号相位滞后180°是一个不稳定平衡点，因此积分器输出的θ′即为待测电压信号的相位θ。
以上仅为本发明实施例中一个较佳的实施方案。但是，本发明并不限于上述实施方案，凡按本发明所做的任何均等变化和修饰，所产生的功能作用未超出本方案的范围时，均属于本发明的保护范围。

Claims (6)

  1. 一种单相电压数字锁相方法，其特征在于：包括以下步骤：
    步骤S1：将待测电压信号u0以采样频率fs进行离散采样，并构建电平矢量
    Figure PCTCN2017102881-appb-100001
    其中，u0(k)表示所述待测电压信号u0在当前采样周期内的采样值，u0(k-n)表示所述待测电压信号u0在当前采样周期之前第n个采样周期的采样值，n为正整数；
    步骤S2：以fs为采样频率，在当前采样周期中构建一个频率为f1的电平信号u1，并构建一电平矢量
    Figure PCTCN2017102881-appb-100002
    其中，u1(k)表示在当前采样周期内对应的构造值，u1(k-n)表示所述电平信号u1在当前采样周期之前第n个采样周期对应的构造值；
    步骤S3：将电平矢量
    Figure PCTCN2017102881-appb-100003
    和电平矢量
    Figure PCTCN2017102881-appb-100004
    作正交积运算获取相位差分量Vq；将所得的相位差分量Vq输入一PI控制器，并通过该PI控制器控制环路，将相位差分量Vq调节趋向0；将所述PI控制器输出的增量角频率Δω和一基准角频率ω0累加获得一角频率ω′，并经一积分器积分输出相位角θ′，且达到稳态后，所述输出相位角θ′即为待测电压信号的相位；其中，所述基准角频率ω0为所述待测电压信号u0的角频率，所述步骤S2中频率
    Figure PCTCN2017102881-appb-100005
  2. 根据权利要求1所述的一种单相电压数字锁相方法，其特征在于，所述步骤S2中，所述电平信号u1为正弦电平信号或余弦电平信号。
  3. 根据权利要求1所述的一种单相电压数字锁相方法，其特征在于，在所述步骤S1中，所述n的取值范围为：1≤n≤10。
  4. 根据权利要求1所述的一种单相电压数字锁相方法，其特征在于，在所述步骤S2中，所述f1的初始值为
    Figure PCTCN2017102881-appb-100006
  5. 根据权利要求1所述的一种单相电压数字锁相方法，其特征在于，所述待测电压信号u0的频率为f0，且所述采样频率fs的取值范围如下：fs≥100f0。
  6. 根据权利要求1所述的一种单相电压数字锁相方法，其特征在于，在所述步骤S3中，所述电平矢量
    Figure PCTCN2017102881-appb-100007
    和电平矢量
    Figure PCTCN2017102881-appb-100008
    的正交积运算如下：
    Figure PCTCN2017102881-appb-100009
PCT/CN2017/102881 2017-03-19 2017-09-22 一种单相电压数字锁相方法 WO2018171141A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710163694.4A CN106877859B (zh) 2017-03-19 2017-03-19 一种单相电压数字锁相方法
CN201710163694.4 2017-03-19

Publications (1)

Publication Number Publication Date
WO2018171141A1 true WO2018171141A1 (zh) 2018-09-27

Family

ID=59173150

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/102881 WO2018171141A1 (zh) 2017-03-19 2017-09-22 一种单相电压数字锁相方法

Country Status (2)

Country Link
CN (1) CN106877859B (zh)
WO (1) WO2018171141A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106877859B (zh) * 2017-03-19 2019-10-01 漳州科华技术有限责任公司 一种单相电压数字锁相方法
CN107991534B (zh) * 2017-11-30 2020-05-08 漳州科华技术有限责任公司 一种单相电压数字锁相调节步长、方法及装置
CN108490236B (zh) * 2018-01-31 2020-08-11 许继集团有限公司 一种交流单相电压幅值的解算方法及装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101291150A (zh) * 2007-04-20 2008-10-22 上海输配电股份有限公司 采用软件实现单相锁相环的方法
CN103490772A (zh) * 2013-09-30 2014-01-01 中船重工鹏力（南京）新能源科技有限公司 一种基于无功补偿的滑动加权单相软锁相方法
CN106249586A (zh) * 2016-07-15 2016-12-21 华北水利水电大学 一种支持单相和三相电压跟踪的锁相环方法
CN106877859A (zh) * 2017-03-19 2017-06-20 漳州科华技术有限责任公司 一种单相电压数字锁相方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101964655B (zh) * 2009-07-22 2012-06-06 河南森源电气股份有限公司 一种平衡误差消除式的高精度数字锁相方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101291150A (zh) * 2007-04-20 2008-10-22 上海输配电股份有限公司 采用软件实现单相锁相环的方法
CN103490772A (zh) * 2013-09-30 2014-01-01 中船重工鹏力（南京）新能源科技有限公司 一种基于无功补偿的滑动加权单相软锁相方法
CN106249586A (zh) * 2016-07-15 2016-12-21 华北水利水电大学 一种支持单相和三相电压跟踪的锁相环方法
CN106877859A (zh) * 2017-03-19 2017-06-20 漳州科华技术有限责任公司 一种单相电压数字锁相方法

Also Published As

Publication number Publication date
CN106877859A (zh) 2017-06-20
CN106877859B (zh) 2019-10-01

Similar Documents

Publication Publication Date Title
Ahmed et al. Frequency-locked loop-based estimation of single-phase grid voltage parameters
WO2018171141A1 (zh) 一种单相电压数字锁相方法
CN103986458B (zh) 一种基于重复控制的微电网单相并网锁相环控制方法
WO2019228054A1 (zh) 一种锁相装置及锁相方法
Cai et al. A fast and precise grid synchronization method based on fixed-gain filter
CN103472302A (zh) 用单相光伏并网逆变器检测电网电压相位的方法
CN105785788A (zh) 一种快速三相电压锁相环方法及其动态响应性能分析方法
CN102761281B (zh) 逆变器的锁相控制系统及其锁相方法
CN105720601A (zh) 用于电网同步的基于隐式pi的数字锁相环系统
Lima et al. A phase-locked loop algorithm for single-phase systems with inherent disturbance rejection
CN109547016B (zh) 基于虚拟三相算法的频率自适应单相锁相环
JP2016082655A (ja) 位相同期ループ、電力変換装置、及び、位相同期方法
CN104410407A (zh) 一种自适应数字锁相环及锁相方法
Rasheduzzaman et al. A modified SRF-PLL for phase and frequency measurement of single-phase systems
TWI634748B (zh) 量測系統及其鎖相迴路暨量測方法
CN103425516A (zh) 一种锁相环实现方法
CN104020350B (zh) 一种克服频率摄动的电压基波分量检测方法
CN117176141A (zh) 一种三相系统锁相系统
CN103593573B (zh) 基波正序电压提取与锁相的方法
CN105429634B (zh) 单相锁相控制方法和装置
Rohten et al. Static power converter synchronization and control under varying frequency conditions
Wang et al. Single-phase phase-locked loop based on tracking differentiator
US7812651B2 (en) PLL apparatus
CN104184463B (zh) 应用于有源电力滤波器的数字锁相方法
CN107991534B (zh) 一种单相电压数字锁相调节步长、方法及装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17902535

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17902535

Country of ref document: EP

Kind code of ref document: A1