WO2017008336A1 - 阵列基板及驱动阵列基板的方法 - Google Patents

阵列基板及驱动阵列基板的方法 Download PDF

Info

Publication number
WO2017008336A1
WO2017008336A1 PCT/CN2015/085315 CN2015085315W WO2017008336A1 WO 2017008336 A1 WO2017008336 A1 WO 2017008336A1 CN 2015085315 W CN2015085315 W CN 2015085315W WO 2017008336 A1 WO2017008336 A1 WO 2017008336A1
Authority
WO
WIPO (PCT)
Prior art keywords
array substrate
light shielding
thin film
switching element
switching elements
Prior art date
Application number
PCT/CN2015/085315
Other languages
English (en)
French (fr)
Inventor
李亚锋
Original Assignee
武汉华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电技术有限公司 filed Critical 武汉华星光电技术有限公司
Publication of WO2017008336A1 publication Critical patent/WO2017008336A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Definitions

  • the present invention relates to the field of liquid crystal display production, and in particular, to an array substrate and a method of driving the array substrate.
  • the array substrate of the liquid crystal display is mainly composed of a Thin Film Transistor (TFT).
  • TFT Thin Film Transistor
  • a thin film transistor is an active device having a conductive channel.
  • the conductive channel is mostly formed of a semiconductor material, which belongs to a photosensitive material, and generates a current when it is irradiated with light.
  • a backlight directly illuminates a TFT device from a pixel unit side of the array to cause a leakage current.
  • the light shielding layer used in the prior art is composed of a plurality of light shielding units.
  • 11 is a pixel electrode
  • 12 is a data line
  • 13 is a scan line
  • 14 is a light shielding unit.
  • the shading unit is actually an island-shaped occlusion structure in which the channel regions of the TFT devices of each pixel unit are independently arranged.
  • each shading unit is in a state of being suspended (the meaning of floating here means that an effective electric signal cannot be obtained from the outside), and therefore, when the shading unit is in a complicated electric field between the array substrates for a long time, The charge is accumulated to form a built-in electric field.
  • the built-in electric field affects the performance of the TFT device in the pixel unit, thereby affecting the display effect of the liquid crystal display. There is no solution to this type of problem in the prior art.
  • One of the technical problems to be solved by the present invention is to provide a method of eliminating a built-in electric field formed by accumulated charges on a light shielding unit.
  • an embodiment of the present invention first provides an array substrate including a plurality of light shielding units and a plurality of switching elements disposed outside the display area, wherein the signal input ends of the switching elements and the light shielding The unit is connected, and the signal output end is connected to the ground, and the control end turns on the switching element to release the accumulated electric charge of the shading unit in a preselected period according to the received control signal.
  • the plurality of light shielding units are arranged in a direction perpendicular to the scanning lines, and each of the light shielding units runs through all of the pixel units driven by the same scanning line.
  • each of the shading units is connected to one switching element.
  • control ends of the plurality of switching elements are connected together.
  • the switching element comprises a thin film transistor.
  • An embodiment of the present invention further provides a method for driving an array substrate, comprising: selecting a plurality of pairs of frames in a frame driving timing, each pair of frames being composed of any two adjacent frames; and turning off the plurality of frames during a frame driving period a switching element; simultaneously turning on the plurality of switching elements during a non-driving period between each pair of selected frames to release the charge accumulated by the shading unit.
  • the shading unit is made of a metal material
  • the plurality of switching elements are simultaneously turned on during a non-driving period between any two frames.
  • the switching element is an N-type thin film transistor, specifically comprising: applying a low level control signal to a gate of the plurality of N-type thin film transistors during a frame driving period; and a non-driving between the frame driving periods
  • a high level control signal is applied to the gates of the plurality of N-type thin film transistors during the period to release the charges accumulated by the light blocking unit.
  • the switching element is a P-type thin film transistor, specifically comprising: applying a high level control signal to a gate of the plurality of P-type thin film transistors during a frame driving period; and a non-driving between the frame driving periods
  • a low level control signal is applied to the gates of the plurality of P-type thin film transistors during the period to release the charge accumulated by the light blocking unit.
  • FIG. 1 is a plan view showing a structure of a light shielding unit used in an array substrate in the prior art
  • FIG. 2 is a schematic structural view of an array substrate according to an embodiment of the present invention.
  • FIG. 3 is a plan view showing a structure of a light shielding unit used in an array substrate according to an embodiment of the present invention
  • FIG. 4(a) is a schematic diagram showing the connection of a switching element and a shading unit according to an embodiment of the present invention
  • 4(b) is a schematic diagram showing the connection of a switching element and a shading unit according to another embodiment of the present invention.
  • Figure 5 (a) is a timing chart of the control signals applied to the switching elements of the embodiment shown in Figure 4 (a);
  • Figure 5 (b) is a timing chart of the control signals applied to the switching elements of the embodiment shown in Figure 4 (b);
  • FIG. 6 is a schematic diagram of a driving manner applied to a switching element according to an embodiment of the present invention.
  • FIG. 2 is a schematic structural view of an array substrate according to an embodiment of the present invention.
  • the area in the rectangular dotted line frame belongs to the display area, and a plurality of pixel units are generally arranged in the area, and only the structure of one pixel unit is shown in FIG. 211 is the source of the thin film transistor 21 in the pixel unit, 212 is its drain, 213 is its gate, and 214 is its semiconductor channel region.
  • the light shielding unit 25 is disposed on the glass substrate 20, and a buffer layer 23 is further formed between the light shielding unit 25 and the semiconductor channel region 214.
  • a switching element 22 is disposed in the non-display area near the display area. It should be noted that, for ease of processing, the switching element 22 may be disposed in the same form as the thin film transistor 21, but this does not constitute another embodiment of the present invention. The definition of the specific structure of the switching element in the embodiment.
  • 221 is a signal input end of the switching element 22, and the signal input end is connected to the light shielding unit 25 through the via hole 24.
  • 222 is a signal output end of the switching element 22, and the signal output end is connected to the ground (GND).
  • 223 is the control terminal of switching element 22, which receives a particular control signal to cause switching element 22 to turn "on” or "off” for a preselected period.
  • ground terminal (GND) in this embodiment refers to the ground line of the driving circuit of the array substrate, and the structure of the ground line is determined by a specific driving circuit, and thus is not shown in FIG. 2, further Ground, the wiring port of its signal output 222 is reserved at the switching element 22.
  • the specific control signal received by the control terminal 223 in this embodiment is also derived from the driving circuit, and therefore is not shown in FIG. 2, and the wiring port of its control terminal 223 is reserved at the switching element 22.
  • the light shielding unit 25 is integrally connected in a direction parallel to the scanning line as shown in FIG. 3 is a plan view showing a structure of a light shielding unit used in an array substrate according to an embodiment of the present invention, wherein the light shielding units corresponding to all the pixel units driven by the same scanning line are integrated, that is, one light shielding unit is scanned by the same one. All pixel units driven by the line are shared. Therefore, one scanning line corresponds to one shading unit, and the plurality of shading units 25 are arranged in a direction perpendicular to the scanning line 13. Further, in conjunction with FIG. 2, each of the shading units 25 is connected to one switching element 22, respectively.
  • the shading unit in the embodiment is integrally designed and integrally processed in a direction parallel to the scanning line, which not only reduces processing difficulty, saves processing cost, but also facilitates realization of high-resolution pixel design.
  • the switching element is used to provide a discharge circuit for the light shielding unit to discharge its accumulated electric charge, thereby eliminating the built-in electric field, which will be described below with reference to FIGS. 4, 5 and 6.
  • FIGS. 4(a)-(b) are schematic diagrams showing the connection of a switching element and a shading unit according to an embodiment of the present invention.
  • the number of scanning lines on the array substrate is m
  • m shielding units SU 1 , SU 2 , SU 3 , . . . , SU m-1 and SU m are disposed in a direction parallel to each scanning line.
  • m switching elements T 1 , T 2 , T 3 , . . . , T m-1 and T m are disposed in a non-display area close to each scanning line, and m switching elements are The control terminals are connected together and controlled by the same control signal.
  • the driving period refers to the charging and discharging time required for all the pixel units on the array substrate to complete the display of one frame
  • the non-driving period refers to the interval between two adjacent driving periods. Used to reverse charge the pixel unit to enable it to return to the initial state.
  • m switching elements are simultaneously turned off during the driving period, and at this time, the m light blocking units remain suspended, exhibiting a high resistance state, and therefore, the thin film transistors located in the display region will not be 21) of the open state of electricity The flow has an impact.
  • each of the m shading units is connected to the ground (GND) through the switching element, and the shading unit discharges the electric charge through the ground loop to eliminate the built-in electric field.
  • the method of the embodiment of the present invention can release the accumulated electric charge during the non-driving period of the liquid crystal display panel, and does not affect the normal operation of the thin film transistor in the display region, and can be implemented.
  • the driving method of the embodiment of the present invention needs to select a plurality of pairs of frames in a frame driving timing, and each pair of frames is composed of any two adjacent frames.
  • the switching element may be selected to be turned on during the non-driving period between any two frames, or the switching element may be turned on during the non-driving period separated by multiple frames.
  • the size of the light-shielding unit various factors such as the distribution of the electric field between the two substrates and the change of the electric field when the liquid crystal display is displayed may affect the ability of the light-shielding unit to accumulate charges, but it is found through experiments that the material of the light-shielding unit It plays a major role in its ability to accumulate charge.
  • the light shielding unit is made of a metal material, since the ability of the metal material to accumulate charges is strong, it is necessary to discharge the light shielding unit relatively frequently, for example, when the switching element is turned on during a non-driving period between any two frames, The charge accumulated in the previous frame is released, as shown in drive mode A in FIG.
  • the light shielding unit is made of silicon oxide, since the ability of silicon oxide to accumulate charges is much lower than that of the metal material, the light shielding unit can be sequentially discharged in a non-driving period of a plurality of frames, which is accumulated during the multi-frame driving period. The charge is completely released, as shown in drive mode B in FIG.
  • the switching element is an N-type thin film transistor
  • the light shielding unit is made of metal molybdenum
  • the N-type thin film transistor is turned on during a non-driving period between any two frames of display screen, which is driven.
  • the timing is applied to the gate of the N-type thin film transistor during the frame driving period to apply the low-level control signal VGL to turn off the N-type thin film transistor, and to the N-type film during the interval between the frame driving periods.
  • a high-level control signal VGH is applied to the gate of the transistor to turn on the N-type thin film transistor and sequentially cycle.
  • the switching element uses a P-type thin film transistor and the light-shielding unit is made of metal molybdenum
  • the P-type thin film transistor is turned on during the non-driving period between any two frames of display, and the timing of the driving is as shown in Fig. 5(b). It is shown that a high-level control signal VGH is applied to the gate of the P-type thin film transistor during the frame driving period to turn off the P-type thin film transistor, and a low level is applied to the gate of the P-type thin film transistor during the interval between frame driving periods.
  • the control signal VGL causes the P-type thin film transistor to be turned on, and sequentially circulates.
  • the driving method of the embodiment of the invention does not occupy the driving period of the liquid crystal display during normal operation, does not affect the normal display of the liquid crystal display, and does not need to additionally increase the timing on the basis of the existing frame driving timing, and the operation is simple and easy. Implementation.
  • the shading unit since the shading unit has an integrated structure, it is advantageous to realize high-resolution pixel design and improve the display effect of the liquid crystal display.
  • the structure of the array substrate given in the embodiment of the present invention can be used, and the above driving method is applied to eliminate the influence of the built-in electric field.
  • the specific structure of the switching element depends on the form of the array substrate. For example, if the substrate is a Low Temperature p-Si (LTPS) array substrate, the switching element can be implemented by LTPS.
  • the switching element can be synchronously patterned in the corresponding non-display area when the thin film transistor in the pixel unit is fabricated, without adding any new process steps, and it is easy to popularize and implement.
  • LTPS Low Temperature p-Si

Abstract

一种阵列基板及驱动阵列基板的方法。阵列基板包括多个遮光单元（25）以及设置于显示区域以外的多个开关元件（22），其中，开关元件（22）的信号输入端（221）与遮光单元（25）连接，信号输出端（222）与地（GND）连接，控制端（223）根据接收到的控制信号在预先选取的期间内开启开关元件（22）。阵列基板可以消除内建电场的影响。

Description

阵列基板及驱动阵列基板的方法
相关申请的交叉引用
本申请要求享有2015年07月14日提交的名称为“阵列基板及驱动阵列基板的方法”的中国专利申请CN201510411280.X的优先权，该申请的全部内容通过引用并入本文中。
技术领域
本发明涉及液晶显示器生产领域，尤其涉及一种阵列基板及驱动阵列基板的方法。
背景技术
液晶显示器的阵列基板主要由薄膜晶体管(Thin Film Transistor，TFT)构成。薄膜晶体管是具有导电沟道的有源器件，导电沟道多由半导体材料形成，半导体材料属于光敏材料，当其受到光的照射后会产生电流。在采用顶栅结构的薄膜晶体管的阵列基板上，背光从阵列的像素单元一侧直接照射TFT器件而使其产生漏电流。为了防止上述漏电流的产生，普遍的做法是在制作TFT器件时在玻璃基板上先制作一层遮光层。
现有技术中所采用的遮光层由多个遮光单元组成。如图1所示，11为像素电极，12为数据线，13为扫描线，14为遮光单元。从图中可以看出，遮光单元实际上是针对每个像素单元的TFT器件的沟道区域相互独立设置的孤岛型的遮挡结构。在实际工作时，各遮光单元均处于悬空(悬空在此处的含义是指不能从外界获得有效的电信号)的状态，因此，当遮光单元长时间处于阵列基板间复杂的电场中时，将累积电荷而形成内建电场。内建电场会影响像素单元内TFT器件的性能，进而影响液晶显示器的显示效果。而现有技术中还没有针对该类问题的解决方案。
综上，亟需一种可以消除由遮光单元上的累积的电荷形成的内建电场的方法。
发明内容
本发明所要解决的技术问题之一是需要提供一种可以消除由遮光单元上的累积的电荷形成的内建电场的方法。
为了解决上述技术问题，本发明的实施例首先提供了一种阵列基板，包括多个遮光单元以及设置于显示区域以外的多个开关元件，其中，所述开关元件的信号输入端与所述遮光单元连接，信号输出端与地连接，控制端根据接收到的控制信号在预先选取的期间内开启所述开关元件以释放掉所述遮光单元累积的电荷。
优选地，多个遮光单元沿着与扫描线垂直的方向排列，且每个遮光单元贯穿由同一条扫描线驱动的所有像素单元。
优选地，每个遮光单元分别与一个开关元件相连接。
优选地，多个开关元件的控制端连接在一起。
优选地，开关元件包括薄膜晶体管。
本发明的实施例还提供了一种驱动阵列基板的方法，包括，在帧驱动时序中选取多对帧，每对帧由任意相邻的两帧构成；在帧驱动期间内关闭所述多个开关元件；在选取的每对帧之间的非驱动期间内同时开启所述多个开关元件，以释放掉所述遮光单元累积的电荷。
优选地，当遮光单元由金属材料制成时，在任意两帧之间的非驱动期间内同时开启所述多个开关元件。
优选地，当开关元件为N型薄膜晶体管时，具体包括：在帧驱动期间内向所述多个N型薄膜晶体管的栅极施加低电平控制信号；在所述帧驱动期间之间的非驱动期间内向所述多个N型薄膜晶体管的栅极施加高电平控制信号，以释放掉所述遮光单元累积的电荷。
优选地，当开关元件为P型薄膜晶体管时，具体包括：在帧驱动期间内向所述多个P型薄膜晶体管的栅极施加高电平控制信号；在所述帧驱动期间之间的非驱动期间内向所述多个P型薄膜晶体管的栅极施加低电平控制信号，以释放掉所述遮光单元累积的电荷。
与现有技术相比，上述方案中的一个或多个实施例可以具有如下优点或有益效果：
通过在阵列基板上设置多个一体式遮光单元以及在显示区域以外设置多个开关元件，消除了由遮光单元上的累积的电荷形成的内建电场的影响，同时有利于实现高分辨率的像素设计，改善液晶显示器的显示效果。
本发明的其他优点、目标，和特征在某种程度上将在随后的说明书中进行 阐述，并且在某种程度上，基于对下文的考察研究对本领域技术人员而言将是显而易见的，或者可以从本发明的实践中得到教导。本发明的目标和其他优点可以通过下面的说明书，权利要求书，以及附图中所特别指出的结构来实现和获得。
附图说明
附图用来提供对本申请的技术方案或现有技术的进一步理解，并且构成说明书的一部分。其中，表达本申请实施例的附图与本申请的实施例一起用于解释本申请的技术方案，但并不构成对本申请技术方案的限制。
图1为现有技术中的阵列基板所采用的遮光单元的结构的俯视图；
图2为本发明实施例的阵列基板的结构示意图；
图3为本发明实施例的阵列基板所采用的遮光单元的结构的俯视图；
图4(a)为本发明一实施例的开关元件与遮光单元的连接示意图；
图4(b)为本发明另一实施例的开关元件与遮光单元的连接示意图；
图5(a)为图4(a)所示实施例的开关元件所加控制信号的时序图；
图5(b)为图4(b)所示实施例的开关元件所加控制信号的时序图；
图6为本发明实施例的对开关元件施加的驱动方式的示意图。
具体实施方式
以下将结合附图及实施例来详细说明本发明的实施方式，借此对本发明如何应用技术手段来解决技术问题，并达成相应技术效果的实现过程能充分理解并据以实施。本申请实施例以及实施例中的各个特征，在不相冲突前提下可以相互结合，所形成的技术方案均在本发明的保护范围之内。
图2为本发明实施例的阵列基板的结构示意图。如图所示，矩形虚线框内的区域属于显示区域，该区域内一般排布有多个像素单元，在图2中仅示出一个像素单元的结构进行说明。其中，211为像素单元内薄膜晶体管21的源极、212为其漏极、213为其栅极、214为其半导体沟道区。为防止从阵列基板一侧进入的背光直接照射半导体沟道区214，在玻璃基板20上设置了遮光单元25，同时在遮光单元25与半导体沟道区214之间还形成有缓冲层23。在靠近显示区域的非显示区域内设置有一个开关元件22。需要注意的是，为便于加工制作，该开关元件22可以设置成与薄膜晶体管21相同的形式，但这并不构成对本发明其他实 施例中开关元件的具体结构的限定。
进一步地，如图2所示，221为开关元件22的信号输入端，该信号输入端通过过孔24与遮光单元25相连接。222为开关元件22的信号输出端，该信号输出端与地端(GND)相连接。223为开关元件22的控制端，该控制端接收特定的控制信号，使开关元件22在预先选定的期间内开启或关闭。
需要说明的是，本实施例中的地端(GND)指的是阵列基板的驱动电路的地线，而地线的结构由具体的驱动电路决定，因此在图2中并未示出，进一步地，在开关元件22处预留出其信号输出端222的接线端口。同样的，本实施例中的控制端223所接收的特定的控制信号也来自于驱动电路，因此在图2中未示出，在开关元件22处预留出其控制端223的接线端口。
在本实施例中，遮光单元25沿与扫描线平行的方向连成一体，如图3所示。图3为本发明实施例的阵列基板所采用的遮光单元的结构的俯视图，其中，由同一条扫描线驱动的所有像素单元所对应的遮光单元连成一体，即一个遮光单元为由同一条扫描线驱动的所有像素单元所共用。因此，一条扫描线对应于一个遮光单元，且多个遮光单元25排列的方向与扫描线13相垂直。进一步结合图2可知，每个遮光单元25分别与一个开关元件22相连接。
本实施例中的遮光单元，在沿与扫描线平行的方向上进行一体设计、一体加工，既降低了加工难度，节约了加工成本，又有利于实现高分辨率的像素设计。
同时，在本发明的实施例中，利用开关元件为遮光单元提供放电回路以释放其累积的电荷，消除内建电场，下面结合图4、图5和图6进行说明。
图4(a)-(b)为本发明实施例的开关元件与遮光单元的连接示意图。如果阵列基板上的扫描线的数目为m，则相应地沿与每条扫描线平行的方向设置有m个遮光单元SU1，SU2，SU3，……，SUm-1与SUm，对应于每个遮光单元，在靠近每行扫描线的非显示区域内设置有m个开关元件T1，T2，T3，……，Tm-1与Tm，且m个开关元件的控制端连接在一起，由同一个控制信号进行控制。
图5(a)-(b)为本发明实施例的开关元件所加控制信号的时序图。其中，驱动期间指的是阵列基板上的全部像素单元在完成一帧画面的显示的时候所需的充放电时间，非驱动期间指的是两个相邻的驱动期间之间的间隔时间，一般用于对像素单元进行反向充电以使其能够回归初始状态。在本发明的实施例中，在驱动期间内同时关闭m个开关元件，此时m个遮光单元保持悬空，表现为高阻态，因此，将不会对位于显示区域内的薄膜晶体管(如图2中的21)的开态电 流产生影响。在非驱动期间内同时开启m个开关元件，此时m个遮光单元各自通过开关元件与地端(GND)连接，遮光单元通过接地回路释放电荷，消除内建电场。本发明实施例的方法可以利用液晶显示面板的非驱动期间将累积的电荷释放掉，且不会对显示区域内的薄膜晶体管的正常工作产生影响，可实施性好。
本发明实施例的驱动方法需要在帧驱动时序中选取多对帧，每对帧由任意相邻的两帧构成。具体的，根据实际中遮光单元累积电荷的能力，可以选择在任意两帧之间的非驱动期间内开启开关元件，也可以选择在相隔多帧的非驱动期间内开启开关元件。进一步地，遮光单元的尺寸，液晶显示器在显示画面时其两基板间的电场的分布与电场的变化等多种因素都会对遮光单元累积电荷的能力产生影响，但通过实验发现，遮光单元的材料对其累积电荷的能力起主要作用。当遮光单元由金属材料制成时，由于金属材料的累积电荷的能力较强，所以需要比较频繁地对遮光单元进行放电，例如在任意两帧之间的非驱动期间内开启开关元件，可以将在前一帧内累积的电荷释放掉，如图6中的驱动方式A所示。当遮光单元由氧化硅制成时，由于氧化硅累积电荷的能力远低于金属材料，因此可以依次在间隔多帧的非驱动期间内使遮光单元放电，将其在多帧驱动期间内累积的电荷全部释放掉，如图6中的驱动方式B所示。
对于如图4(a)所示的电路，开关元件采用N型薄膜晶体管，遮光单元由金属钼制成，在任意两帧显示画面之间的非驱动期间内开启N型薄膜晶体管，其驱动的时序如图5(a)所示，在帧驱动期间内向N型薄膜晶体管的栅极施加低电平控制信号VGL，使N型薄膜晶体管关闭，在帧驱动期间之间的间隔时间内向N型薄膜晶体管的栅极施加高电平控制信号VGH，使N型薄膜晶体管开启，依次而循环。同样的，如果开关元件采用P型薄膜晶体管，遮光单元由金属钼制成，在任意两帧显示画面之间的非驱动期间内开启P型薄膜晶体管，其驱动的时序如图5(b)所示，在帧驱动期间内向P型薄膜晶体管的栅极施加高电平控制信号VGH，使P型薄膜晶体管关闭，在帧驱动期间之间的间隔时间内向P型薄膜晶体管的栅极施加低电平控制信号VGL，使P型薄膜晶体管开启，依次而循环。
本发明实施例的驱动方法，不占用液晶显示器正常工作时的驱动期间，不会对液晶显示器的正常显示造成影响，且无需在现有的帧驱动时序的基础上额外增加时序，操作简单，易于实施。同时由于遮光单元具有一体式结构，有利于实现高分辨率的像素设计，改善液晶显示器的显示效果。
实际中，对于所有需要设置遮光单元的阵列基板，均可以采用本发明实施例中所给出的阵列基板的结构，并配合应用上述驱动方法来消除内建电场的影响。进一步地，开关元件的具体结构取决于阵列基板的形式。举例而言，如果基板为低温多晶硅(Low Temperature p-Si，LTPS)阵列基板，则开关元件可以由LTPS来实现。制作本发明实施例的阵列基板时，可以在制作像素单元内的薄膜晶体管时，在对应的非显示区域内同步图案化形成开关元件，不需要增加任何新的工艺步骤，易于推广和实施。
虽然本发明所揭露的实施方式如上，但所述的内容只是为了便于理解本发明而采用的实施方式，并非用以限定本发明。任何本发明所属技术领域内的技术人员，在不脱离本发明所揭露的精神和范围的前提下，可以在实施的形式上及细节上作任何的修改与变化，但本发明的专利保护范围，仍须以所附的权利要求书所界定的范围为准。

Claims (10)

  1. 一种阵列基板，包括多个遮光单元以及设置于显示区域以外的多个开关元件，其中，
    所述开关元件的信号输入端与所述遮光单元连接，信号输出端与地连接，控制端根据接收到的控制信号在预先选取的期间内开启所述开关元件以释放掉所述遮光单元累积的电荷。
  2. 根据权利要求1所述的阵列基板，其中，所述多个遮光单元沿着与扫描线垂直的方向排列，且每个遮光单元贯穿由同一条扫描线驱动的所有像素单元。
  3. 根据权利要求2所述的阵列基板，其中，每个遮光单元分别与一个开关元件相连接。
  4. 根据权利要求3所述的阵列基板，其中，所述多个开关元件的控制端连接在一起。
  5. 根据权利要求4所述的阵列基板，其中，所述开关元件包括薄膜晶体管。
  6. 一种用于驱动阵列基板的方法，所述阵列基板包括多个遮光单元以及设置于显示区域以外的多个开关元件，其中，
    所述开关元件的信号输入端与所述遮光单元连接，信号输出端与地连接，控制端根据接收到的控制信号在预先选取的期间内开启所述开关元件以释放掉所述遮光单元累积的电荷；
    该方法包括：
    在帧驱动时序中选取多对帧，每对帧由任意相邻的两帧构成；
    在帧驱动期间内关闭所述多个开关元件；
    在选取的每对帧之间的非驱动期间内同时开启所述多个开关元件，以释放掉所述遮光单元累积的电荷。
  7. 根据权利要求6所述的方法，其中，在帧驱动期间内使所述遮光单元保持悬空。
  8. 根据权利要求6所述的方法，其中，当所述遮光单元由金属材料制成时，在任意两帧之间的非驱动期间内同时开启所述多个开关元件。
  9. 根据权利要求8所述的方法，其中，当所述开关元件为N型薄膜晶体管时，具体包括：
    在帧驱动期间内向所述多个N型薄膜晶体管的栅极施加低电平控制信号；
    在所述帧驱动期间之间的非驱动期间内向所述多个N型薄膜晶体管的栅极施加高电平控制信号，以释放掉所述遮光单元累积的电荷。
  10. 根据权利要求8所述的方法，其中，当所述开关元件为P型薄膜晶体管时，具体包括：
    在帧驱动期间内向所述多个P型薄膜晶体管的栅极施加高电平控制信号；
    在所述帧驱动期间之间的非驱动期间内向所述多个P型薄膜晶体管的栅极施加低电平控制信号，以释放掉所述遮光单元累积的电荷。
PCT/CN2015/085315 2015-07-14 2015-07-28 阵列基板及驱动阵列基板的方法 WO2017008336A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510411280.XA CN104965364B (zh) 2015-07-14 2015-07-14 阵列基板及驱动阵列基板的方法
CN201510411280.X 2015-07-14

Publications (1)

Publication Number Publication Date
WO2017008336A1 true WO2017008336A1 (zh) 2017-01-19

Family

ID=54219403

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/085315 WO2017008336A1 (zh) 2015-07-14 2015-07-28 阵列基板及驱动阵列基板的方法

Country Status (2)

Country Link
CN (1) CN104965364B (zh)
WO (1) WO2017008336A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170115133A (ko) * 2016-04-04 2017-10-17 삼성디스플레이 주식회사 액정 표시 장치
CN106200182B (zh) * 2016-09-14 2019-09-17 武汉华星光电技术有限公司 一种液晶面板及其制备方法
CN107134460B (zh) 2017-04-11 2019-08-02 深圳市华星光电半导体显示技术有限公司 显示装置及其goa电路
CN110310608B (zh) * 2018-03-27 2021-01-05 京东方科技集团股份有限公司 液晶显示面板的控制电路、测试设备和测试方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1270383A (zh) * 1999-03-05 2000-10-18 株式会社半导体能源研究所 有源矩阵型显示器
JP2004109857A (ja) * 2002-09-20 2004-04-08 Seiko Epson Corp 液晶表示装置、及び電子機器
CN101093328A (zh) * 2006-06-19 2007-12-26 Lg.菲利浦Lcd株式会社 液晶显示器件及其制造方法
CN101126874A (zh) * 2006-08-16 2008-02-20 三星电子株式会社 具有浮动电极的液晶显示面板
CN101228637A (zh) * 2005-07-25 2008-07-23 皇家飞利浦电子股份有限公司 具有包括遮光部分的晶体管的薄膜电路
CN104752436A (zh) * 2013-12-26 2015-07-01 乐金显示有限公司 阵列基板

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4315676B2 (ja) * 2002-12-26 2009-08-19 Ｎｅｃエレクトロニクス株式会社 半導体記憶装置およびその製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1270383A (zh) * 1999-03-05 2000-10-18 株式会社半导体能源研究所 有源矩阵型显示器
JP2004109857A (ja) * 2002-09-20 2004-04-08 Seiko Epson Corp 液晶表示装置、及び電子機器
CN101228637A (zh) * 2005-07-25 2008-07-23 皇家飞利浦电子股份有限公司 具有包括遮光部分的晶体管的薄膜电路
CN101093328A (zh) * 2006-06-19 2007-12-26 Lg.菲利浦Lcd株式会社 液晶显示器件及其制造方法
CN101126874A (zh) * 2006-08-16 2008-02-20 三星电子株式会社 具有浮动电极的液晶显示面板
CN104752436A (zh) * 2013-12-26 2015-07-01 乐金显示有限公司 阵列基板

Also Published As

Publication number Publication date
CN104965364B (zh) 2018-03-30
CN104965364A (zh) 2015-10-07

Similar Documents

Publication Publication Date Title
US11598992B2 (en) Active matrix substrate and a liquid crystal display
EP3089144B1 (en) Shift register using oxide transistor and display device using the same
US8228273B2 (en) Active matrix substrate and display device having the same
KR101515468B1 (ko) 표시장치 및 그 동작방법
JP5138167B2 (ja) アレイ基板及びそれを有する表示装置
JP4812837B2 (ja) アクティブマトリクス基板およびそれを備えた表示装置
US20170193945A1 (en) Shift register unit, gate driving circuit and display device
KR20150124925A (ko) 산화물 트랜지스터를 이용한 쉬프트 레지스터 및 그를 이용한 표시 장치
KR101025224B1 (ko) 박막 트랜지스터 액정 디스플레이
JPWO2014069279A1 (ja) 液晶表示装置
CN101236341B (zh) 电光装置用基板、电光装置及电子设备
KR102635916B1 (ko) 표시패널 및 이를 포함하는 보더리스 타입의 표시장치
WO2017008336A1 (zh) 阵列基板及驱动阵列基板的方法
US6445372B1 (en) Flat-panel display device
KR20090085235A (ko) 박막 트랜지스터 및 이를 구비하는 표시 장치
KR102316458B1 (ko) 액정 표시장치
TW200405225A (en) Electro-optical apparatus, drive circuit of electro-optical apparatus, and electronic machine
EP1381015B1 (en) Electro-optical device, drive device and drive method for electro-optical device, and electronic apparatus
US20070236441A1 (en) Instant-on heater
JP2010002812A (ja) 液晶表示装置
US20200064701A1 (en) Active matrix substrate and display device including same
KR101034744B1 (ko) 액정표시장치의 박막트랜지스터 구조
JP2005338285A (ja) 液晶表示装置
JP2023142982A (ja) 表示装置
JP2004004541A (ja) 電気光学装置、電気光学装置の駆動回路及び電子機器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15898063

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15898063

Country of ref document: EP

Kind code of ref document: A1