WO2016165178A1 - 源极驱动器及液晶显示器 - Google Patents

源极驱动器及液晶显示器 Download PDF

Info

Publication number
WO2016165178A1
WO2016165178A1 PCT/CN2015/078822 CN2015078822W WO2016165178A1 WO 2016165178 A1 WO2016165178 A1 WO 2016165178A1 CN 2015078822 W CN2015078822 W CN 2015078822W WO 2016165178 A1 WO2016165178 A1 WO 2016165178A1
Authority
WO
WIPO (PCT)
Prior art keywords
digital
signal
voltage
analog converter
source driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2015/078822
Other languages
English (en)
French (fr)
Inventor
国春朋
秦杰辉
邢振周
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd, Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to EA201792112A priority Critical patent/EA033532B1/ru
Priority to JP2017550940A priority patent/JP2018511832A/ja
Priority to US14/651,337 priority patent/US20170140720A1/en
Priority to KR1020177032532A priority patent/KR20180002678A/ko
Priority to GB1715894.0A priority patent/GB2553240B/en
Publication of WO2016165178A1 publication Critical patent/WO2016165178A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0271—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping
    • G09G2320/0276—Adjustment of the gradation levels within the range of the gradation scale, e.g. by redistribution or clipping for the purpose of adaptation to the characteristics of a display device, i.e. gamma correction

Definitions

  • the present invention relates to the field of liquid crystal display technology, and in particular, to a source driver and a liquid crystal display.
  • TFT-LCD Thin film transistor liquid crystal display
  • the display information of the TFT-LCD comes from the processor of the host, so it needs an interface that satisfies the requirements of the system to receive and generate the scan signal and the analog voltage.
  • the scan signal is generally generated by a scan driver (also known as a "gate driver”).
  • the main function is to apply a gate voltage to the scan electrode.
  • the gray level of the TFT-LCD display is determined by the data driver (also known as the "source driver”. ”)
  • the generated analog voltage is implemented by changing the gray voltage stored on the pixel element by the change of the output signal voltage, thereby determining the gray level of the pixel.
  • the relatively complicated source driver needs to support different functions, so the size is usually large and the cost is high.
  • the present invention provides a source driver and a liquid crystal display to solve the problems of large size and high cost of the source driver in the prior art.
  • an embodiment of the present invention provides a source driver including a bidirectional shift register and a plurality of data channels:
  • the bidirectional shift register is coupled to the timing controller for receiving a clock signal and a synchronization signal from the timing controller to sequentially control an on/off logic state of two adjacent data channels;
  • the data channel includes: a data register, a digital to analog converter, and Cache amplifier
  • the digital-to-analog converter is shared by the adjacent two data channels, and the digital-to-analog converter performs inversion of a reference voltage polarity by receiving a row inversion signal from the timing controller. Further determining an output voltage polarity of two adjacent data channels, the digital-to-analog converter is further configured to convert the digital signal into an analog voltage for driving the pixel, wherein the digital-to-analog converter comprises:
  • An inverting input terminal is coupled to the timing controller for receiving the row inversion signal
  • a signal input terminal coupled to two data registers in an adjacent data channel for receiving the digital signal
  • the voltage output terminal is connected to two buffer amplifiers in adjacent data channels for respectively outputting the analog voltage.
  • the source driver further includes:
  • a voltage module for providing a Gamma corrected reference voltage
  • the polarity inversion control module is configured to provide an inversion signal for controlling the polarity inversion to determine the polarity of the Gamma correction reference voltage.
  • the polarity inversion control module receives the clock signal and generates an inversion signal every clock cycle.
  • the data channel further includes: a potential shifter connected between the data register and the digital-to-analog converter for amplifying a voltage of the digital signal.
  • the data register is coupled to the bidirectional shift register, the potential shifter, and the timing controller for responding to the clock signal and storing the digital signals one by one.
  • the buffer amplifier is connected between the digital-to-analog converter and the thin film transistor for amplifying the analog voltage, thereby enhancing the driving capability of the digital signal.
  • the data register is composed of at least two latches.
  • an embodiment of the present invention further provides a liquid crystal display, including a source driver, where the source driver includes:
  • a bidirectional shift register coupled to the timing controller
  • the data channel includes: a data register and a number Analog converter
  • the digital-to-analog converter is shared by two adjacent data channels, and the digital-to-analog converter determines the polarity of the reference voltage by receiving a line inversion signal from the timing controller, thereby determining The output voltage polarity of two adjacent data channels.
  • the data channel further includes: a buffer amplifier;
  • the digital-to-analog converter is configured to convert a digital signal into an analog voltage for driving a pixel, wherein the digital-to-analog converter comprises:
  • An inverting input terminal is coupled to the timing controller for receiving the row inversion signal
  • a signal input terminal coupled to two data registers in an adjacent data channel for receiving the digital signal
  • the voltage output terminal is connected to two buffer amplifiers in adjacent data channels for respectively outputting the analog voltage.
  • the source driver further includes:
  • a voltage module for providing a Gamma corrected reference voltage
  • the polarity inversion control module is configured to provide an inversion signal for controlling the polarity inversion to determine the polarity of the Gamma correction reference voltage.
  • the polarity inversion control module receives the clock signal and generates an inversion signal every clock cycle.
  • the data channel further includes: a potential shifter connected between the data register and the digital-to-analog converter for amplifying a voltage of the digital signal.
  • the data register is coupled to the bidirectional shift register, the potential shifter, and the timing controller for responding to the clock signal and storing the digital signals one by one.
  • the buffer amplifier is connected between the digital-to-analog converter and the thin film transistor for amplifying the analog voltage, thereby enhancing the driving capability of the digital signal.
  • the bidirectional shift register is configured to receive a clock signal and a synchronization signal from the timing controller to sequentially control an on/off logic state of the adjacent data channel.
  • the source driver and the liquid crystal display of the present invention save circuit wiring of the data channel by sharing one digital-to-analog converter, which not only further reduces the size but also saves the manufacturing cost.
  • FIG. 1 is a schematic block diagram of a source driver according to a first embodiment of the present invention
  • FIG. 2 is a circuit diagram of a source driver in the first embodiment of the present invention
  • FIG. 3 is a schematic flow chart of a source driving method according to Embodiment 2 of the present invention.
  • FIG. 4 is a schematic circuit diagram of a liquid crystal display according to Embodiment 3 of the present invention.
  • a block diagram of a source driver includes: a bidirectional shift register 10, a plurality of data channels 20 connected to the bidirectional shift register 10, and a timing controller. 30. Polarity inversion control module 40 and voltage module 50.
  • the bidirectional shift register 10 is configured to control an on/off logic state of the connected plurality of data channels 20.
  • the action of the bidirectional shift register 10 is to transfer the logic state of its input stage to its output stage every one clock cycle.
  • the synchronization signal is sent to the first stage shift register, and then the clock signal is used to control the time of the output state of the shift register, so that the logic state of the corresponding data line can be sequentially output one by one.
  • the bidirectional shift register 10 has one end connected to the timing controller 30 for receiving a clock (CLK) signal and a synchronization (STH) signal; the other end is connected to the plurality of data channels 20 To sequentially control the channel logic state of the adjacent channel.
  • CLK clock
  • STH synchronization
  • the data channel 20 includes a data register 21, a potential shifter 22, a digital to analog converter 23, and a buffer amplifier 24.
  • the digital-to-analog converter 23 is shared by two adjacent data channels 20, and the digital-to-analog converter 23 performs a reference voltage pole by receiving a line inversion (POL) signal from the timing controller 30.
  • POL line inversion
  • the data register 21 is connected to the bidirectional shift register 10 and the timing controller 30.
  • the data register 21 is configured to latch at least two digital signals in one unit order in response to the clock signal, and simultaneously output the latched digital signals.
  • the data register 21 is composed of two or more latches. If there are two latches, no additional circuit components are needed. If there are more than two latches, the duplexer can be selected for the line according to the number of latches. The full text takes two examples as an example, and the addition of the duplexer will not be described again.
  • the potential shifter 22 is connected between the data register 21 and the digital-to-analog converter 23 for amplifying the voltage of the digital signal as a reference voltage switch.
  • the voltage of the digital signal is +3V, and after being amplified by the potential shifter 22, it is amplified to +21V; or the voltage of the digital signal is -5V, which is amplified to -20V.
  • the digital to analog converter 23 is operative to convert the digital signal to an analog voltage.
  • the digital to analog converter 23 includes an inverting input, a signal input, and a voltage output.
  • the inverting input terminal is connected to the timing controller 30 for receiving the row inversion signal;
  • the signal input terminal is connected to two potential transfer circuits 22 in the adjacent data channel 20 for receiving the digital signal;
  • the output is coupled to two buffer amplifiers 24 in adjacent data channels 20 for outputting data analog voltages, respectively.
  • the digital-to-analog converter 23 is configured to receive a row inversion signal, and after receiving the row inversion signal, invert the adjacent data channel 20.
  • the electric field applied to the liquid crystal molecules is directional. If the opposite electric field is applied to the liquid crystal molecules at different times, that is, "polarity reversal", the purpose of inversion is to Avoid: (1) DC blocking effect of the alignment film; (2) DC residual of the movable example. I will not repeat them here.
  • common pixel array inversion methods include: frame inversion, line inversion, column inversion, and dot inversion.
  • the row inversion is interlaced inversion, and in the present invention, the inversion is reversed together with adjacent rows.
  • the polarity inversion control module 40 is configured to generate an inversion signal that controls polarity inversion.
  • the polarity inversion control module 40 receives the clock signal from the timing controller 30 and generates an inversion signal every clock cycle.
  • the voltage module 50 is configured to provide a gamma correction reference voltage, wherein a polarity of the reference voltage is inverted with an inversion signal.
  • the buffer amplifier 24 is configured to amplify the analog voltage in the digital-to-analog converter 23, thereby enhancing the driving capability of the digital signal, and transmitting the amplified analog voltage to the thin film transistor.
  • the amplified analog voltage that is, the pixel gray voltage in the thin film transistor.
  • a circuit diagram of a source driver includes two adjacent data channels, wherein each of the data channels includes two latches (Latch) and a potential Converter (Level Shift, L/S), Operational Amplifier (OP), and digital-to-analog converter shared by two adjacent channels (Digital to analog) Converter, DAC).
  • the DAC receives an inversion signal (POL) and a reference voltage (V).
  • the present invention not only reduces the area of the source driver by about 30% by sharing the same digital-to-analog converter through the two data channels. It also saves the manufacturing cost of the source driver.
  • FIG. 3 is a schematic flowchart diagram of a source driving method according to an embodiment of the present invention.
  • step S301 the bidirectional shift register receives the clock signal and the synchronization signal to sequentially control the logic state of the data channel.
  • one end of the bidirectional shift register is connected to the timing controller for receiving a clock (CLK) signal and a synchronization (STH) signal; the other end is connected to the plurality of data channels for transmitting The resulting logic status signal.
  • CLK clock
  • STH synchronization
  • step S302 the data register in the data channel latches the digital signals one by one according to the clock signal.
  • step S303 the potential shifter amplifies the digital signal as a switch of the reference voltage.
  • step S304 the digital-to-analog converter connects the potential shifters in the adjacent two data channels to receive the digital signals and converts the digital signals into analog voltages for driving the pixels.
  • an input end of the digital-to-analog converter is connected to the timing controller for receiving the row inversion signal, and two potential transfer circuits connected to adjacent data channels for receiving a digital signal.
  • the output of the digital-to-analog converter is connected to two buffer amplifiers in adjacent data channels for respectively outputting data analog voltages.
  • step S305 the buffer amplifier amplifies the analog voltage and transmits the amplified analog voltage to the source of the thin film transistor.
  • two adjacent data channels share the same digital-to-analog converter, and the polarity of the reference voltage of the digital-to-analog converter is switched by the row inversion signal to determine the output voltage of the adjacent two data channels. Sex.
  • the present invention not only reduces the area of the source driver by about 30% by sharing the same digital-to-analog converter through the two data channels. It also saves the manufacturing cost of the source driver.
  • FIG. 4 is a circuit diagram of a liquid crystal display.
  • the liquid crystal display controls the light transmittance of the liquid crystal body by using an electric field during display of a picture.
  • a liquid crystal display is provided including a liquid crystal display panel 3, a source driver 1, and a gate driver 2.
  • a plurality of data lines 5 and a plurality of scanning lines 6 are arranged to cross each other.
  • the thin film transistor is located at the intersection of the data line 5 and the scan line 6 for controlling the transmittance of the liquid crystal overlying the thin film transistor.
  • the source driver 1 is not only connected to the voltage module 50 for receiving power, but also receives the clock signal of the timing controller 30 together with the gate driver 2, and transmits the signal to the pixel unit 6 in the thin film transistor through the data line 4 and the scan line 5, respectively. Analog voltage and scan signal.
  • the source driver 1 Since one end of the source driver 1 needs to be connected to the display control module to communicate between the CPU and the LCD, and the other end is connected to the display screen to drive each TFT transistor inside the LCD to realize each gray level. Therefore, the source driver must first logically process the digital signals and control signals from the host, and then pass the level conversion and digital-to-analog conversion before the display pixels can be driven by the output buffer module.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

源极驱动器（1）及液晶显示器，包括：双向移位寄存器（10）；多个数据通道（20），连接于双向移位寄存器（10）和薄膜晶体管，包括：数据暂存器（21）和数模转换器（23）；数模转换器（23）为相邻的两个数据通道（20）共用，用于接收时序控制器（30）的行反转信号进行参考电压极性的反转，进而决定相邻两个数据通道（20）的输出电压极性。源极驱动器（1）的面积小且成本低。

Description

源极驱动器及液晶显示器 技术领域
本发明涉及液晶显示技术领域，特别涉及一种源极驱动器及液晶显示器。
 背景技术
薄膜晶体管液晶显示器（TFT-LCD）是近年来液晶显示技术领域最活跃的分支，也是最具竞争力的电子显示产品之一。
TFT-LCD的显示信息来自主机的处理器，因此其需要有一个满足系统要求的接口，来接收并产生扫描信号和模拟电压。扫描信号一般由扫描驱动器（又称“门级驱动器”）来产生，主要功能是向扫描电极施加一个选通电压；而TFT-LCD显示的灰度级则由数据驱动器（又称“源极驱动器”）产生的模拟电压来实现，通过输出信号电压的变化，改变存储在像素元件上的灰度电压，从而决定该像素的灰度级。
其中，相对复杂的是源极驱动器，需要支持不同的功能，因此，通常尺寸会比较大，且成本较高。
 技术问题
有鉴于此，本发明提供一种源极驱动器及液晶显示器，以解决现有技术中的源极驱动器尺寸较大、且成本较高的问题。
 技术解决方案
为解决上述技术问题，本发明实施例提供了一种源极驱动器，包括双向移位寄存器和多个数据通道：
所述双向移位寄存器连接于时序控制器，用于从所述时序控制器接收时钟信号和同步信号，以循序的控制相邻的两个数据通道的通断逻辑状态；以及
所述数据通道的一端连接于所述双向移位寄存器，另一端连接于薄膜晶体管，用于向所述薄膜晶体管输出模拟电压；所述数据通道包括：数据暂存器、数模转换器、及缓存放大器;
其中，所述数模转换器为所述相邻的两个数据通道共用，且所述数模转换器通过接收来自于所述时序控制器的行反转信号进行参考电压极性的反转，进而决定相邻两个数据通道的输出电压极性，所述数模转换器还用于将数字信号转换成用以驱动像素的模拟电压，其中，所述数模转换器包括：
反转输入端，连接于所述时序控制器，用于接收所述行反转信号；
信号输入端，连接于相邻数据通道中的两个数据暂存器，用于接收所述数字信号；以及
电压输出端，连接于相邻数据通道中的两个缓存放大器，用于分别输出所述模拟电压。
优选地，所述的源极驱动器还包括：
电压模块，用于提供Gamma校正参考电压；以及
极性反转控制模块，用于提供控制极性反转的反转信号，以决定所述Gamma校正参考电压的极性。
优选地，所述极性反转控制模块接收时钟信号，并在每一时钟周期产生一个反转信号。
优选地，所述数据通道还包括：电位转移器，连接于所述数据暂存器与所述数模转换器之间，用于将数字信号的电压进行放大。
优选地，所述数据暂存器，连接于所述双向移位寄存器、电位转移器、和所述时序控制器，用于响应所述时钟信号，并逐一存储数字信号。
优选地，所述缓存放大器连接于所述数模转换器与所述薄膜晶体管之间，用于对所述模拟电压进行放大，以此增强数字信号的驱动能力。
优选地，所述数据暂存器由至少两个锁存器构成。
为解决上述技术问题，本发明实施例还提供了一种液晶显示器，包括源极驱动器，所述源极驱动器包括：
双向移位寄存器，连接于时序控制器；以及
多个数据通道，所述数据通道的一端连接于所述双向移位寄存器，另一端连接于薄膜晶体管，用于向所述薄膜晶体管输出模拟电压；所述数据通道包括：数据暂存器和数模转换器;
其中，所述数模转换器为相邻的两个数据通道共用，且所述数模转换器通过接收来自于所述时序控制器的行反转信号进行参考电压极性的反转，进而决定相邻两个数据通道的输出电压极性。
优选地，所述数据通道还包括：缓存放大器；
所述数模转换器用于将数字信号转换成用以驱动像素的模拟电压，其中，所述数模转换器包括：
反转输入端，连接于所述时序控制器，用于接收所述行反转信号；
信号输入端，连接于相邻数据通道中的两个数据暂存器，用于接收所述数字信号；以及
电压输出端，连接于相邻数据通道中的两个缓存放大器，用于分别输出所述模拟电压。
优选地，所述源极驱动器还包括：
电压模块，用于提供Gamma校正参考电压；以及
极性反转控制模块，用于提供控制极性反转的反转信号，以决定所述Gamma校正参考电压的极性。
优选地，所述极性反转控制模块接收时钟信号，并在每一时钟周期产生一个反转信号。
优选地，所述数据通道还包括：电位转移器，连接于所述数据暂存器与所述数模转换器之间，用于将数字信号的电压进行放大。
优选地，所述数据暂存器，连接于所述双向移位寄存器、电位转移器、和所述时序控制器，用于响应所述时钟信号，并逐一存储数字信号。
优选地，所述缓存放大器连接于所述数模转换器与所述薄膜晶体管之间，用于对所述模拟电压进行放大，以此增强数字信号的驱动能力。
优选地，所述双向移位寄存器，用于从所述时序控制器接收时钟信号和同步信号，以循序的控制所述相邻数据通道的通断逻辑状态。
 有益效果
相对于现有技术，本发明的源极驱动器及液晶显示器，通过共用一个数模转换器，从而节省了数据通道的电路布线，不仅使尺寸进一步降低，也节约了制作成本。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面对实施例中所需要使用的附图作简单的介绍。下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获取其他的附图。
图1为本发明实施例一中源极驱动器的模块示意图；
图2是本发明实施例一中源极驱动器的电路示意图；
图3为本发明实施例二中源极驱动方法的流程示意图；
图4为本发明实施例三中液晶显示器的电路示意图。
 本发明的最佳实施方式
请参照附图中的图式，其中相同的组件符号代表相同的组件。以下的说明是基于所例示的本发明具体实施例，其不应被视为限制本发明未在此详述的其它具体实施例。
实施例一
请参阅图1，所示为本发明实施例中的一种源极驱动器的模块图，包括：双向移位寄存器10、连接于所述双向移位寄存器10的多个数据通道20、时序控制器30、极性反转控制模块40、以及电压模块50。
所述双向移位寄存器10，用于控制所连接的多个数据通道20的通断逻辑状态。
可以理解的是，双向移位寄存器10的动作是每经过一个时钟周期，便将其输入级的逻辑状态传送到其输出级。在每一帧时间开始时，将同步信号送入第一级移位寄存器，再利用时钟信号控制移位寄存器输出状态的时间，即可循序地逐条输出是否要开启对应数据线的逻辑状态。
可以理解的是，所述双向移位寄存器10，其一端连接于所述时序控制器30，用于接收时钟（CLK）信号和同步（STH）信号；另一端连接于所述多个数据通道20，以循序地控制所述相邻通道的通道逻辑状态。
所述数据通道20的一端连接于所述双向移位寄存器10，另一端连接于薄膜晶体管（未标示），用于向所述薄膜晶体管输出模拟电压。所述数据通道20包括：数据暂存器21、电位转移器22、数模转换器23、以及缓存放大器24。
其中，所述数模转换器23为相邻的两个数据通道20共用，且所述数模转换器23通过接收来自于所述时序控制器30的行反转（POL）信号进行参考电压极性的反转，进而决定相邻两个数据通道20的输出电压极性。
可以理解的是，所述数据暂存器21连接于所述双向移位寄存器10和所述时序控制器30。所述数据暂存器21用于响应所述时钟信号，以一个单位顺序的锁存至少2个数字信号，并同时输出锁存的数字信号。
其中，所述数据暂存器21由两个或两个以上的锁存器构成。其中如果是两个锁存器，则不需要额外的电路元件。如果是两个以上的锁存器，则根据锁存器的数量可加以双工器进行线路的选择。全文以两个为例，对于双工器的添加部分不再赘述。
所述电位转移器22，连接于所述数据暂存器21与所述数模转换器23之间，用于将数字信号的电压进行放大，以作为参考电压的开关。
可以理解的是，比如数字信号的电压为+3V，经过电位转移器22后放大至+21V；或将数字信号的电压-5V，放大至-20V。
所述数模转换器23用于将所述数字信号转换成模拟电压。所述数模转换器23包括反转输入端、信号输入端、以及电压输出端。其中，反转输入端连接于所述时序控制器30用于接收所述行反转信号；信号输入端连接于相邻数据通道20中的两个电位转移电路22，用于接收数字信号；电压输出端连接于相邻数据通道20中的两个缓存放大器24，用于分别输出数据模拟电压。
所述数模转换器23，用于接收行反转信号，并当接收到行反转信号后，将所述相邻的数据通道20进行行反转。
可以理解的是，施加在液晶分子上的电场是有方向性的，若在不同时间，以相反的电场施加在液晶分子上，即“极性反转”，进行反转的目的，是用以避免：(1)配向膜的直流阻绝效应；(2)可移动例子的直流残留。在此不再赘述。
但常见的像素阵列反转方式，包括：帧反转、行反转、列反转和点反转四种。其中，行反转为隔行反转，而本发明中，所述反转为相邻行一同反转。
极性反转控制模块40，用于产生控制极性反转的反转信号。
可以理解的是，所述极性反转控制模块40接收来自于时序控制器30的时钟信号，并在每一时钟周期产生一个反转信号。
电压模块50，用于提供Gamma校正参考电压，其中，所述参考电压的极性随反转信号而进行反转。
所述缓存放大器24，用于将所述数模转换器23中的模拟电压进行放大，以此增强数字信号的驱动能力，并将放大后的模拟电压传递给薄膜晶体管。其中，所述放大后的模拟电压，即薄膜晶体管中的像素灰度电压。
请参阅图2，所示为本发明实施例中的一种源极驱动器的电路图，包括相邻的两条数据通道，其中所述每条数据通道中包括两个锁存器（Latch）、电位转换器（Level Shift，L/S）、缓存放大器（Operational Amplifier，OP）、以及相邻两个通道所共用的数模转换器（Digital to analog converter，DAC）。其中，所述DAC接收反转信号（POL）和参考电压（V）。
由于普通源极驱动器中，数模转换器约占整个电路面积的60%以上，而本发明通过两个数据通道共用同一数模转换器，不仅将源极驱动器的面积减小了30%左右，还节省了源极驱动器的制作成本。
实施例二
请参阅图3，所示为本发明实施例中的一种源极驱动方法的流程示意图。
在步骤S301中，双向移位寄存器接收时钟信号和同步信号，循序地控制数据通道的逻辑状态。
可以理解的是，所述双向移位寄存器的一端连接于所述时序控制器，用于接收时钟（CLK）信号和同步（STH）信号；另一端连接于所述多个数据通道，用于发送产生的逻辑状态信号。
在步骤S302中，数据通道中的数据暂存器，按照时钟信号逐一锁存数字信号。
在步骤S303中，电位转移器对所述数字信号进行放大，作为参考电压的开关。
在步骤S304中，数模转换器连接相邻两个数据通道中的电位转移器，以接收数字信号，并将所述数字信号转换成用以驱动像素的模拟电压。
可以理解的是，所述数模转换器的输入端连接于所述时序控制器用于接收所述行反转信号，以及连接于相邻数据通道中的两个电位转移电路，用于接收数字信号；所述数模转换器的输出端连接于相邻数据通道中的两个缓存放大器，用于分别输出数据模拟电压。
在步骤S305中，所述缓存放大器对所述模拟电压进行放大，并将放大后的模拟电压传送至薄膜晶体管的源极。
在本发明中，相邻的两个数据通道共用同一个数模转换器，并通过行反转信号切换所述数模转换器的参考电压极性来决定相邻两个数据通道的输出电压极性。
由于普通源极驱动器中，数模转换器约占整个电路面积的60%以上，而本发明通过两个数据通道共用同一数模转换器，不仅将源极驱动器的面积减小了30%左右，还节省了源极驱动器的制作成本。
实施例三
请参阅图4，所示为液晶显示器的电路示意图。
所述液晶显示器在显示一幅画的过程中，通过使用一个电场来控制液晶体的透光率。为此，提供一个液晶显示器包括一个液晶显示面板3、源极驱动器1、以及栅极驱动器2。
在液晶显示面板3中，多条数据线5和多条扫描线6通过彼此交叉的方式进行排布。薄膜晶体管位于所述数据线5与扫描线6的交汇处，用于控制覆盖于所述薄膜晶体管上的液晶的透光率。
源极驱动器1不仅连接于电压模块50用于接收供电，还与栅极驱动器2共同接收时序控制器30的时钟信号，并分别通过数据线4和扫描线5向薄膜晶体管中的像素单元6传送模拟电压和扫描信号。
由于源极驱动器1的一端需与显示控制模块相连，使CPU与LCD之间进行通信，而另一端则需与显示屏相连，以驱动LCD内部的各个TFT晶体管，实现各个灰度级。因此，源极驱动器必须先对来自于主机的数字信号和控制信号做逻辑处理，再通过电平转换和数模转换之后，才能由输出缓存模块来驱动显示像素。
可以理解的是：虽然各实施例的侧重不同，但其设计思想是一致的，某个实施例中没有详述的部分，可以参见说明书全文的详细描述，不再赘述。
综上所述，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通测试人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (15)

  1. 一种源极驱动器，其中，包括双向移位寄存器和多个数据通道，其中：
    所述双向移位寄存器连接于时序控制器，用于从所述时序控制器接收时钟信号和同步信号，以循序的控制相邻的两个数据通道的通断逻辑状态；以及
    所述数据通道的一端连接于所述双向移位寄存器，另一端连接于薄膜晶体管，用于向所述薄膜晶体管输出模拟电压；所述数据通道包括：数据暂存器、数模转换器、及缓存放大器;
    其中，所述数模转换器为所述相邻的两个数据通道共用，且所述数模转换器通过接收来自于所述时序控制器的行反转信号进行参考电压极性的反转，进而决定相邻两个数据通道的输出电压极性，所述数模转换器还用于将数字信号转换成用以驱动像素的模拟电压，其中，所述数模转换器包括：
    反转输入端，连接于所述时序控制器，用于接收所述行反转信号；
    信号输入端，连接于相邻数据通道中的两个数据暂存器，用于接收所述数字信号；以及
    电压输出端，连接于相邻数据通道中的两个缓存放大器，用于分别输出所述模拟电压。
  2. 如权利要求1所述的源极驱动器，其中，还包括：
    电压模块，用于提供Gamma校正参考电压；以及
    极性反转控制模块，用于提供控制极性反转的反转信号，以决定所述Gamma校正参考电压的极性。
  3. 如权利要求2所述的源极驱动器，其中，所述极性反转控制模块接收时钟信号，并在每一时钟周期产生一个反转信号。
  4. 如权利要求1所述的源极驱动器，其中，所述数据通道还包括电位转移器，连接于所述数据暂存器与所述数模转换器之间，用于将数字信号的电压进行放大。
  5. 如权利要4所述的源极驱动器，其中，所述数据暂存器，连接于所述双向移位寄存器、电位转移器、和所述时序控制器，用于响应所述时钟信号，并逐一存储数字信号。
  6. 如权利要求1所述的源极驱动器，其中，所述缓存放大器连接于所述数模转换器与所述薄膜晶体管之间，用于对所述模拟电压进行放大，以此增强数字信号的驱动能力。
  7. 如权利要求1所述的源极驱动器，其中，所述数据暂存器由至少两个锁存器构成。
  8. 一种液晶显示器，包括源极驱动器，其中，所述源极驱动器包括：
    双向移位寄存器，连接于时序控制器；以及
    多个数据通道，所述数据通道的一端连接于所述双向移位寄存器，另一端连接于薄膜晶体管，用于向所述薄膜晶体管输出模拟电压；所述数据通道包括：数据暂存器和数模转换器;
    其中，所述数模转换器为相邻的两个数据通道共用，且所述数模转换器通过接收来自于所述时序控制器的行反转信号进行参考电压极性的反转，进而决定相邻两个数据通道的输出电压极性。
  9. 如权利要求8所述的液晶显示器，其中：
    所述数据通道还包括：缓存放大器；
    所述数模转换器用于将数字信号转换成用以驱动像素的模拟电压，其中，所述数模转换器包括：
    反转输入端，连接于所述时序控制器，用于接收所述行反转信号；
    信号输入端，连接于相邻数据通道中的两个数据暂存器，用于接收所述数字信号；以及
    电压输出端，连接于相邻数据通道中的两个缓存放大器，用于分别输出所述模拟电压。
  10. 如权利要求9所述的液晶显示器，其中，所述源极驱动器还包括：
    电压模块，用于提供Gamma校正参考电压；以及
    极性反转控制模块，用于提供控制极性反转的反转信号，以决定所述Gamma校正参考电压的极性。
  11. 如权利要求10所述的液晶显示器，其中，所述极性反转控制模块接收时钟信号，并在每一时钟周期产生一个反转信号。
  12. 如权利要求9所述的液晶显示器，其中，所述数据通道还包括：电位转移器，连接于所述数据暂存器与所述数模转换器之间，用于将数字信号的电压进行放大。
  13. 如权利要12所述的液晶显示器，其中，所述数据暂存器，连接于所述双向移位寄存器、电位转移器、和所述时序控制器，用于响应所述时钟信号，并逐一存储数字信号。
  14. 如权利要求9所述的液晶显示器，其中，所述缓存放大器连接于所述数模转换器与所述薄膜晶体管之间，用于对所述模拟电压进行放大，以此增强数字信号的驱动能力。
  15. 如权利要求8所述的液晶显示器，其中，所述双向移位寄存器，用于从所述时序控制器接收时钟信号和同步信号，以循序的控制所述相邻数据通道的通断逻辑状态。
PCT/CN2015/078822 2015-04-15 2015-05-13 源极驱动器及液晶显示器 Ceased WO2016165178A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EA201792112A EA033532B1 (ru) 2015-04-15 2015-05-13 Драйвер истока и lcd-устройство
JP2017550940A JP2018511832A (ja) 2015-04-15 2015-05-13 ソースドライバ、及び液晶ディスプレイ
US14/651,337 US20170140720A1 (en) 2015-04-15 2015-05-13 Source drive and lcd device
KR1020177032532A KR20180002678A (ko) 2015-04-15 2015-05-13 소스 드라이버 및 액정 디스플레이 장치
GB1715894.0A GB2553240B (en) 2015-04-15 2015-05-13 Source drive and LCD device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510176329.8A CN104809993A (zh) 2015-04-15 2015-04-15 源极驱动器及液晶显示器
CN201510176329.8 2015-04-15

Publications (1)

Publication Number Publication Date
WO2016165178A1 true WO2016165178A1 (zh) 2016-10-20

Family

ID=53694781

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/078822 Ceased WO2016165178A1 (zh) 2015-04-15 2015-05-13 源极驱动器及液晶显示器

Country Status (7)

Country Link
US (1) US20170140720A1 (zh)
JP (1) JP2018511832A (zh)
KR (1) KR20180002678A (zh)
CN (1) CN104809993A (zh)
EA (1) EA033532B1 (zh)
GB (1) GB2553240B (zh)
WO (1) WO2016165178A1 (zh)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105185331B (zh) * 2015-09-08 2018-03-30 深圳市华星光电技术有限公司 源极驱动电路、液晶显示面板及其驱动方法
CN105632445B (zh) * 2016-03-17 2018-11-27 武汉华星光电技术有限公司 显示驱动电路及显示面板
CN106057142B (zh) * 2016-05-26 2018-12-25 深圳市华星光电技术有限公司 显示装置及其控制方法
CN107845359A (zh) * 2017-10-25 2018-03-27 深圳市华星光电半导体显示技术有限公司 驱动补偿电路及数据驱动装置
CN108257566A (zh) * 2018-01-23 2018-07-06 深圳市华星光电技术有限公司 源极驱动电路及液晶显示驱动电路
CN108898994B (zh) * 2018-07-13 2021-03-12 湖南国科微电子股份有限公司 驱动电路
CN111312182B (zh) * 2018-12-12 2022-03-11 咸阳彩虹光电科技有限公司 一种源极驱动电路、液晶显示器及源极驱动方法
CN111415617B (zh) * 2020-04-02 2021-07-06 广东晟合微电子有限公司 增加锁存器提高oled面板伽马电压稳定时间的方法
KR102739434B1 (ko) * 2020-12-15 2024-12-09 주식회사 엘엑스세미콘 데이터 구동 회로
CN114677944B (zh) * 2022-03-16 2024-09-10 Tcl华星光电技术有限公司 显示面板及其控制方法
KR102855115B1 (ko) * 2023-05-04 2025-09-09 주식회사 라온텍 마이크로 디스플레이를 위한 칼럼 구동회로 및 구동 방법

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1432989A (zh) * 2002-01-14 2003-07-30 Lg.飞利浦Lcd有限公司 用于驱动液晶显示器的装置和方法
US20080158131A1 (en) * 2006-11-24 2008-07-03 Keun-Woo Park LCD data drivers
CN101452682A (zh) * 2007-12-06 2009-06-10 奕力科技股份有限公司 显示器的驱动电路及其相关方法
CN101996592A (zh) * 2009-08-13 2011-03-30 联咏科技股份有限公司 源极驱动器
CN103390393A (zh) * 2013-07-19 2013-11-13 深圳市华星光电技术有限公司 一种调灰电压产生方法及其装置、面板驱动电路和显示面板
CN104036747A (zh) * 2014-06-13 2014-09-10 深圳市华星光电技术有限公司 可减少驱动芯片的电子装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3206590B2 (ja) * 1998-11-25 2001-09-10 関西日本電気株式会社 集積回路装置およびそれを用いた液晶表示装置
JP3533185B2 (ja) * 2001-01-16 2004-05-31 Ｎｅｃエレクトロニクス株式会社 液晶ディスプレイの駆動回路
JP2002318566A (ja) * 2001-04-23 2002-10-31 Hitachi Ltd 液晶駆動回路及び液晶表示装置
KR100864921B1 (ko) * 2002-01-14 2008-10-22 엘지디스플레이 주식회사 데이터 전송 장치 및 방법
JP4516280B2 (ja) * 2003-03-10 2010-08-04 ルネサスエレクトロニクス株式会社 表示装置の駆動回路
KR100670136B1 (ko) * 2004-10-08 2007-01-16 삼성에스디아이 주식회사 데이터 구동장치 및 이를 이용한 발광 표시 장치
US7764255B2 (en) * 2005-02-09 2010-07-27 Himax Technologies Limited Liquid crystal on silicon (LCOS) display driving system and the method thereof
KR101258900B1 (ko) * 2006-06-30 2013-04-29 엘지디스플레이 주식회사 액정표시장치 및 데이터 구동회로
US20080001898A1 (en) * 2006-06-30 2008-01-03 Himax Technologies, Inc. Data bus power down for low power lcd source driver
KR101373400B1 (ko) * 2006-12-27 2014-03-14 엘지디스플레이 주식회사 액정표시장치 및 그의 구동방법
JP5035835B2 (ja) * 2007-03-01 2012-09-26 ルネサスエレクトロニクス株式会社 表示パネルのデータ側駆動回路、及びそのテスト方法
JP5236435B2 (ja) * 2008-11-21 2013-07-17 ラピスセミコンダクタ株式会社 表示パネルの駆動電圧出力回路
KR101613723B1 (ko) * 2009-06-23 2016-04-29 엘지디스플레이 주식회사 액정표시장치
JP2011059501A (ja) * 2009-09-11 2011-03-24 Renesas Electronics Corp 表示装置用信号線駆動回路と表示装置並びに信号線駆動方法
TWI522982B (zh) * 2010-12-31 2016-02-21 友達光電股份有限公司 源極驅動器
TW201316307A (zh) * 2011-10-03 2013-04-16 Raydium Semiconductor Corp 電壓選擇裝置及電壓選擇方法
CN102708834B (zh) * 2012-06-28 2015-03-25 天马微电子股份有限公司 液晶显示器源驱动方法、源驱动装置及液晶显示面板
CN102760398B (zh) * 2012-07-03 2014-12-10 京东方科技集团股份有限公司 伽码电压产生装置和方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1432989A (zh) * 2002-01-14 2003-07-30 Lg.飞利浦Lcd有限公司 用于驱动液晶显示器的装置和方法
US20080158131A1 (en) * 2006-11-24 2008-07-03 Keun-Woo Park LCD data drivers
CN101452682A (zh) * 2007-12-06 2009-06-10 奕力科技股份有限公司 显示器的驱动电路及其相关方法
CN101996592A (zh) * 2009-08-13 2011-03-30 联咏科技股份有限公司 源极驱动器
CN103390393A (zh) * 2013-07-19 2013-11-13 深圳市华星光电技术有限公司 一种调灰电压产生方法及其装置、面板驱动电路和显示面板
CN104036747A (zh) * 2014-06-13 2014-09-10 深圳市华星光电技术有限公司 可减少驱动芯片的电子装置

Also Published As

Publication number Publication date
US20170140720A1 (en) 2017-05-18
CN104809993A (zh) 2015-07-29
JP2018511832A (ja) 2018-04-26
EA201792112A1 (ru) 2018-01-31
GB2553240A (en) 2018-02-28
GB201715894D0 (en) 2017-11-15
GB2553240B (en) 2021-11-24
KR20180002678A (ko) 2018-01-08
EA033532B1 (ru) 2019-10-31

Similar Documents

Publication Publication Date Title
WO2016165178A1 (zh) 源极驱动器及液晶显示器
JP3359844B2 (ja) マトリクス型画像表示装置
WO2017206542A1 (zh) 移位寄存器及其操作方法、栅极驱动电路和显示装置
WO2017197687A1 (zh) 一种cmos goa电路结构及液晶显示面板
WO2012151761A1 (zh) 液晶显示器
WO2019007085A1 (zh) 扫描驱动电路及驱动方法、阵列基板和显示装置
WO2020052008A1 (zh) 显示面板的驱动方法、装置以及显示设备
CN101191923A (zh) 可改善显示品质的液晶显示系统及相关驱动方法
WO2015067064A1 (zh) 阵列基板及其驱动方法、显示装置
WO2020155254A1 (zh) 显示面板的驱动方法及显示设备
WO2013091256A1 (zh) 液晶面板的驱动电路及液晶显示器
WO2016101299A1 (zh) 一种液晶显示面板的源极驱动电路及液晶显示器
US11087706B2 (en) Display driving circuit having source auxiliary circuit and gate auxiliary circuit and driving method thereof, display panel and display device
WO2017000359A1 (zh) 一种扫描驱动电路
WO2017045215A1 (zh) 一种液晶显示装置及其栅极驱动电路
WO2017197686A1 (zh) Goa 驱动电路
WO2019006812A1 (zh) Goa电路及液晶显示装置
WO2018000451A1 (zh) 液晶显示面板及液晶显示装置
CN110599978A (zh) 移位寄存器、栅极驱动电路及显示装置
WO2018040238A1 (zh) 显示驱动电路及像素结构
CN109377948B (zh) 移位寄存器及其驱动方法、栅极驱动电路和显示装置
KR100317823B1 (ko) 평면표시장치와, 어레이기판 및 평면표시장치의 구동방법
WO2017197685A1 (zh) 一种goa电路及液晶显示器
WO2016037382A1 (zh) 驱动电路及液晶显示装置
WO2016192169A1 (zh) 扫描驱动电路及触控液晶显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14651337

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15888882

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2017550940

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 201715894

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20150513

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 201792112

Country of ref document: EA

ENP Entry into the national phase

Ref document number: 20177032532

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15888882

Country of ref document: EP

Kind code of ref document: A1