WO2016151943A1 - 同期整流式スイッチングコンバータ - Google Patents
同期整流式スイッチングコンバータ Download PDFInfo
- Publication number
- WO2016151943A1 WO2016151943A1 PCT/JP2015/082823 JP2015082823W WO2016151943A1 WO 2016151943 A1 WO2016151943 A1 WO 2016151943A1 JP 2015082823 W JP2015082823 W JP 2015082823W WO 2016151943 A1 WO2016151943 A1 WO 2016151943A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- value
- detection
- detection value
- current
- reactor
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
- H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
- H02H7/1213—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for DC-DC converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0009—Devices or circuits for detecting current in a converter
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
Definitions
- the present invention relates to a synchronous rectification switching converter using an FET as a rectifier on the transformer secondary side, and more particularly to a control circuit thereof.
- FIG. 1 is a schematic circuit diagram of the synchronous rectification switching converter.
- a switching circuit (for example, a two-stone forward switching circuit) including FET elements Q1 and Q2 is connected to the primary side of the transformer Tr, and two FET elements Q3 and Q4 are connected to the secondary side.
- the first FET element Q3 is a rectifying FET element
- the second FET element Q4 is a reflux FET element.
- the first and second FET elements Q3 and Q4 are turned on and off instead of the conventional diodes to supply power to the load side.
- a smoothing circuit comprising a reactor L and a capacitor C is connected to the load side of these FET elements Q3 and Q4.
- a reactor current detection sensor SH is connected in series to the reactor L, and the output of the current detection sensor SH is controlled. Returned to the department. The output is used to determine the on / off timing of the FET elements Q1, Q2 for constant current control, and is used to determine the on / off timing of the FET elements Q3, Q4 for synchronous rectification.
- FIG. 2 shows a partial timing chart of the converter.
- V (Q3) is a voltage across the FET element Q3
- V (Q4) is a voltage across the FET element Q4
- I is a reactor current flowing through the reactor L.
- the reactor current has a waveform as shown in FIG. 2 including a ripple caused by switching.
- P in FIG. 2 when the load becomes light or no load and the reactor current decreases and approaches zero.
- the reactor current becomes a discontinuous current in which the polarity in the positive direction and the negative direction changes.
- the FET element Q4 is turned off at the timing when the reactor current becomes negative, that is, when the current flows through the reactor L ⁇ the FET element Q4 ⁇ the capacitor C ⁇ the reactor L, the both ends of the FET element Q4 are accumulated by the accumulated energy of the reactor L.
- An excessive surge voltage Vs may be generated in the FET element Q4, resulting in destruction of the FET element Q4.
- An object of the present invention is to provide a synchronous rectification switching converter in which a surge voltage is not generated in an FET element at a light load or no load when a rapid load fluctuation occurs while maintaining high efficiency.
- the synchronous rectification switching converter of the present invention is in parallel with a transformer, a switching circuit connected to the primary side of the transformer and switching a DC power supply, and a rectifying side FET element connected in series to the secondary side of the transformer.
- a synchronous rectifier circuit including a synchronous rectifier element including a reflux-side FET element connected to the output, a smoothing circuit including a reactor and a capacitor connected to an output side of the synchronous rectifier circuit, the reactor current detection sensor, and
- a synchronous rectification type switching converter comprising: a control circuit that performs on / off control of the switching circuit and the rectifying side FET element and the reflux side FET element for each sample timing based on a detection value of a detection sensor;
- the control circuit in the present invention is A gate block means for comparing a detection value of the detection sensor with a predetermined threshold value, and outputting a gate block signal for stopping the operation of the synchronous rectifier element when the detection value becomes equal to or less than the threshold value;
- the gate block means compares the detection value corrected by the correction means with the threshold value.
- the gate block unit compares the threshold value corrected by the correction unit with the detected value of the current sample.
- the gate block signal serves to forcibly stop the operation of the synchronous rectifier element, and is output immediately when it detects that the detection value of the detection sensor or the detection value corrected by the correction means falls below a predetermined threshold value.
- This signal is used to prevent the reactor current from flowing in the reverse direction, that is, in the direction of the reactor, the reflux side FET element (FET element Q4), the capacitor, and the reactor when the load is light or no load. Output to the gate of the synchronous rectifier.
- a gate block signal is output to forcibly stop the operation of the synchronous rectifying element, and the return side FET element is prevented from being destroyed by an excessive surge voltage.
- the control unit performs control at every sample timing of digital processing, but the correction unit corrects the detected value of the current sample of the reactor current with reference to the history including the detected value of the previous sample.
- the threshold value is corrected. This correction is for ensuring the first-order delay of the feedback system including the detection sensor, and brings the difference between the current sample detection value and the threshold close to the actual value (difference). For this reason, when the reactor current sharply decreases, the corrected detection value exceeds the threshold value at an earlier timing, and the gate block signal is output earlier than when correction is not performed.
- the operation stop timing of the synchronous rectifying element is also advanced, so that the operation of the synchronous rectifying element can be stopped before the reactor current decreases and approaches zero.
- the reactor current does not flow in the reverse direction through the reflux side FET element, and it is possible to prevent an excessive surge voltage Vs from being applied to the reflux side FET element (FET element Q4).
- the threshold value may be corrected instead of correcting the detection value of the current sample.
- Circuit diagram of conventional synchronous rectification switching converter Partial timing chart of the above converter Circuit diagram of a synchronous rectification switching converter according to an embodiment of the present invention ON / OFF timing of the gate signals G1 to G4 of the converter Partial timing chart of the above converter
- FIG. 3 is a circuit diagram of a synchronous rectification switching converter according to an embodiment of the present invention.
- a two-stone forward switching circuit 2 including FET elements Q1 and Q2 is connected to the primary side of the transformer Tr, and a synchronous rectifier circuit 3 including two FET elements Q3 and Q4 is connected to the secondary side.
- the first FET element Q3 of the synchronous rectification circuit 3 is a rectification side FET element
- the second FET element Q4 is a reflux side FET element.
- the first and second FET elements Q3 and Q4 are turned on and off instead of the conventional diodes to supply rectified power to the load side.
- a smoothing circuit including a reactor L and a capacitor C is connected to the load side of these FET elements Q3 and Q4.
- a reactor current detection sensor SH is connected in series to the reactor L, and an output of the current detection sensor SH. Is returned to the control unit 1. The output of the current detection sensor SH is used to determine the on / off timing of the FET elements Q1 to Q4 in order to perform constant current control and synchronous rectification.
- the control unit 1 includes a reactor current detection circuit 10 that detects the magnitude and direction of the reactor current, and a primary side gate drive circuit 11 that supplies gate drive pulses G1 and G2 to the switching circuit 2 including the FET elements Q1 and Q2.
- the synchronous rectification gate drive circuit 12 for supplying the gate drive pulses G3 and G4 to the synchronous rectification circuit 3 composed of the FET elements Q3 and Q4, the constant current control of the converter based on the reactor current detection value, and the synchronization And a CPU 13 that performs synchronous rectification control and operation stop control of the rectifier circuit 3.
- the gate drive pulses G3 and G4 are outputted via the gate circuit 14, and when a gate block signal GB described later is generated, the gate drive pulses G3 and G4 are turned off by the gate circuit 14. .
- FIG. 4 shows the on / off timing of the gate signals G1 to G4 and the gate block signal GB of the FET elements Q1 to Q4 of the converter.
- FIG. 5 shows a partial timing chart of the converter.
- V (Q3) is the voltage across the FET element Q3
- V (Q4) is the voltage across the FET element Q4
- D is a detection value obtained by detecting the reactor current flowing through the reactor L in a certain sampling period. The detected value is a locus obtained by interpolating with a straight line (the reactor current itself includes a ripple as shown in FIG. 2).
- S is a threshold when outputting the gate block signal GB for stopping the operation of the FET elements Q3 and Q4.
- FET elements Q1 and Q2 are driven on and off at the same timing by gate drive signals G1 and G2 from the primary side gate drive circuit 11.
- the CPU 13 monitors the detected reactor current value and outputs gate drive signals G1 and G2 that are PWM-controlled so that the reactor current becomes a constant current. Further, the gate drive signals G3 and G4 are supplied to the FET elements Q3 and Q4 in synchronization with the gate drive signals G1 and G2, respectively.
- the CPU 13 determines the period during which this return current flows (return current period), and turns on the gate drive signal G4. While repeating this cycle, the ON / OFF of the FET elements Q1, Q2 is controlled so as to be a constant current, and the ON / OFF of the FET elements Q3, Q4 is controlled so as to perform synchronous rectification, and energy input from the transformer Tr primary side Is supplied to the load with high efficiency.
- a dead time dt is provided between the gate drive signals G1 (G2), G3, and G4 as shown in FIG. 4 to prevent the FET elements from being turned on simultaneously.
- the detection signal output from the reactor current detection sensor SH is detected by the CPU. Therefore, assuming that the detected value is the current detected value a (n) and the previous detected value a (n ⁇ 1), the deviation ⁇ of the detected value for each sampling is calculated.
- the deviation ⁇ absolute value
- the deviation ⁇ is smaller than a certain value, the average current of the reactor is gradually decreasing. In this case, the current sample detection value a (n) is directly compared with the threshold S, and the current detection is performed.
- the FET element Q4 When the value a (n) becomes equal to or less than the threshold value S, the FET element Q4 is turned off by the gate block signal GB. In this way, the synchronous rectifying element can be stopped before the negative return current that causes the reactor current to become discontinuous flows.
- the current sample detection value a (n) which is the latest detection value, is directly compared with the threshold value S to determine whether or not the gate block signal can be output, it is sensitive to a gradual decrease in the reactor current.
- the synchronous rectification circuit on the secondary side of the transformer Tr is stopped and the efficiency improvement is not hindered.
- the threshold value S is generally set to a value equal to or greater than the width of the ripple component of the reactor current shown in FIG.
- D2 represents an actual change in the detected reactor current value
- D1 represents a change in the detected reactor current value detected by the CPU 13. That is, since the reactor current detection sensor SH and the reactor current detection circuit 10 have a primary delay for signal processing, D1 has characteristics that are delayed in time from D2 due to this delay. Due to this delay, the CPU 13 performs on / off control of the gate drive signals G3 and G4 based on D1. Reactor current is detected every predetermined sample period. However, when the load gradually changes and the reactor current gradually decreases, the change is small, so the detected value D of the reactor current is the reactor current. The average value of the current can be detected almost accurately.
- FIG. 5 is expressed by enlarging the time axis.
- the detected value D in that case changes above the threshold value S in FIG. 5 as a line that is almost parallel to the threshold value S, gradually falls below the threshold value S, and again changes below the threshold value S to a line that is almost parallel to the threshold value S.
- the time axis of the change is different as the detected value D is expressed overlapping the threshold value S.
- the CPU 13 when detecting that the reactor current has rapidly decreased, the CPU 13 is provided with a means for correcting the detected value of the reactor current. This correction is performed by the calculation of the CPU 13.
- the deviation ⁇ from the previous sample detection value a2 is a certain value or more. If it is, the calculation process which correct
- amends this sample detection value is performed. Assuming that the corrected detection value is b (n), it is represented by b (n) a (n) ⁇ , and the corrected detection value b (n) is used for comparison with the threshold value. Therefore, when the corrected detection value b (n) is equal to or less than the threshold value S, a gate block signal is output. As described above, the calculation of the deviation ⁇ is performed every sample period. When the deviation ⁇ is equal to or greater than a certain value, that is, when a change in which the reactor current decrease is greater than a certain value is detected, the gate block signal is Performs correction calculation for output.
- a deviation ⁇ which is a difference between a3 and a2 is calculated, and it is determined whether or not the deviation ⁇ is equal to or greater than a certain value.
- the gate block signal GB is generated to turn off the FETs Q3 and Q4. Therefore, before the time t1 when the negative reactor current starts to flow, the gate block signal GB is output at the sample timing t2 of the sample detection value a3, and before the negative return current flows on the secondary side of the transformer Tr. The operations of the FET elements Q3 and Q4 can be stopped.
- the deviation ⁇ from the previous sample detection value is used as the subtraction value to calculate the correction value of a3.
- the deviation ⁇ can be set to x2, for example, by multiplying the deviation by a coefficient.
- a deviation from the average value of a plurality of past sample detection values may be used as a subtraction value, or the number of past samples for averaging may be changed according to the slope of D1.
- various history references can be performed. Note that the gate block signal GB needs to be output to both the FET elements Q3 and Q4, and the operation of both must be stopped. What correction should be performed should be determined by experiment so that an excessive surge voltage Vs does not occur at both ends of the FET element Q4 and correction control is not sensitive.
- the correction means may correct the threshold value S based on the deviation ⁇ .
- the threshold value S is corrected to S + ⁇ instead of correcting a3 ⁇ . In this way, the threshold value S can be corrected dynamically.
- threshold value S can also accelerate the generation timing of the gate block signal GB when the load state suddenly changes (for example, from t1 to t2), but the threshold value S is set to a high fixed value. If set, the generation timing of the gate block signal GB is too early when the change when the reactor current decreases is moderate. As a result, the period during which synchronous rectification can be performed as a whole is shortened and efficiency is lowered. On the other hand, in this embodiment, since the timing at which the gate block signal GB is generated dynamically changes according to the change in the reactor current when it decreases, the region or range in which synchronous rectification can be performed as a whole is reduced. There is nothing.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
- Rectifiers (AREA)
Abstract
Description
この発明における前記制御回路は、
前記検出センサの検出値と所定の閾値とを比較して、前記検出値が前記閾値以下になったときに前記同期整流素子の動作を停止するためのゲートブロック信号を出力するゲートブロック手段と、
前記検出センサの検出値に基づいて前記リアクトル電流の減少が一定以上であることを検出したとき、前記ゲートブロック手段で前記検出センサの今回サンプルの検出値と前記所定の閾値とを比較する時に、それらのいずれかを、前記検出センサの検出値の履歴を参照して補正する補正手段とを備えることを特徴とする。
2-2石フォワードスイッチング回路
3-同期整流回路
Claims (4)
- トランスと、このトランスの一次側に接続され直流電源をスイッチングするスイッチング回路と、前記トランスの二次側に直列的に接続される整流側FET素子と並列的に接続される還流側FET素子とからなる同期整流素子を含む同期整流回路と、この同期整流回路の出力側に接続されるリアクトル及びコンデンサからなる平滑回路と、前記リアクトル電流の検出センサと、前記検出センサの検出値に基づいて前記スイッチング回路と前記整流側FET素子及び還流側FET素子とをサンプルタイミング毎にオンオフ制御する制御回路と、を備える同期整流式スイッチングコンバータにおいて、
前記制御回路は、
前記検出センサの検出値と所定の閾値とを比較して、前記検出値が前記閾値以下になったときに前記同期整流素子の動作を停止するためのゲートブロック信号を出力するゲートブロック手段と、
前記検出センサの検出値に基づいて前記リアクトル電流の減少が一定以上であることを検出したとき、前記ゲートブロック手段で前記検出センサの今回サンプルの検出値と前記所定の閾値とを比較する時に、それらのいずれかを、前記検出センサの検出値の履歴を参照して補正する補正手段とを備えることを特徴とする、同期整流式スイッチングコンバータ。 - 前記補正手段は、前記今回サンプルの検出値と前記前回サンプルの検出値との偏差が一定値以上のとき、前記偏差を用いて前記今回の検出値を補正し、前記ゲートブロック手段は、前記補正された今回サンプルの検出値と前記所定の閾値を比較する請求項1記載の同期整流式スイッチングコンバータ。
- 前記補正手段は、前記今回サンプルの検出値と前記前回サンプルの検出値との偏差が一定値以上のとき、前記偏差を用いて前記所定の閾値を変更する補正し、前記ゲートブロック手段は、前記今回サンプルの検出値と前記補正された閾値を比較する請求項1記載の同期整流式スイッチングコンバータ。
- 前記補正手段は、前記今回サンプルの検出値と前記前回サンプルの検出値との偏差を、該偏差に一定の係数を乗算した値にする、請求項2または3に記載の同期整流式スイッチングコンバータ。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201580078312.7A CN107408890B (zh) | 2015-03-26 | 2015-11-24 | 同步整流式开关变换器 |
KR1020177023602A KR101843793B1 (ko) | 2015-03-26 | 2015-11-24 | 동기 정류식 스위칭 컨버터 |
JP2017507334A JP6193529B2 (ja) | 2015-03-26 | 2015-11-24 | 同期整流式スイッチングコンバータ |
SG11201706950UA SG11201706950UA (en) | 2015-03-26 | 2015-11-24 | Synchronous rectifier type switching converter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015-064363 | 2015-03-26 | ||
JP2015064363 | 2015-03-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016151943A1 true WO2016151943A1 (ja) | 2016-09-29 |
Family
ID=56978148
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/082823 WO2016151943A1 (ja) | 2015-03-26 | 2015-11-24 | 同期整流式スイッチングコンバータ |
Country Status (6)
Country | Link |
---|---|
JP (1) | JP6193529B2 (ja) |
KR (1) | KR101843793B1 (ja) |
CN (1) | CN107408890B (ja) |
SG (1) | SG11201706950UA (ja) |
TW (1) | TWI590576B (ja) |
WO (1) | WO2016151943A1 (ja) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004080915A (ja) * | 2002-08-19 | 2004-03-11 | Fujitsu Access Ltd | 多出力dc−dcコンバータ |
JP2014236596A (ja) * | 2013-06-03 | 2014-12-15 | 株式会社デンソー | 電力変換装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008099395A (ja) * | 2006-10-10 | 2008-04-24 | Toyota Industries Corp | Dc/dcコンバータ |
JP5454993B2 (ja) * | 2008-03-17 | 2014-03-26 | 株式会社安川電機 | マトリクスコンバータの保護装置 |
JP5115317B2 (ja) * | 2008-05-12 | 2013-01-09 | ミツミ電機株式会社 | スイッチング電源装置 |
JP5353119B2 (ja) * | 2008-08-26 | 2013-11-27 | サンケン電気株式会社 | スイッチング電源装置 |
-
2015
- 2015-11-24 KR KR1020177023602A patent/KR101843793B1/ko active IP Right Grant
- 2015-11-24 JP JP2017507334A patent/JP6193529B2/ja active Active
- 2015-11-24 WO PCT/JP2015/082823 patent/WO2016151943A1/ja active Application Filing
- 2015-11-24 CN CN201580078312.7A patent/CN107408890B/zh active Active
- 2015-11-24 SG SG11201706950UA patent/SG11201706950UA/en unknown
-
2016
- 2016-01-04 TW TW105100054A patent/TWI590576B/zh active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004080915A (ja) * | 2002-08-19 | 2004-03-11 | Fujitsu Access Ltd | 多出力dc−dcコンバータ |
JP2014236596A (ja) * | 2013-06-03 | 2014-12-15 | 株式会社デンソー | 電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
TWI590576B (zh) | 2017-07-01 |
KR101843793B1 (ko) | 2018-03-30 |
JPWO2016151943A1 (ja) | 2017-09-21 |
CN107408890B (zh) | 2018-11-13 |
TW201637341A (zh) | 2016-10-16 |
CN107408890A (zh) | 2017-11-28 |
KR20170101316A (ko) | 2017-09-05 |
JP6193529B2 (ja) | 2017-09-06 |
SG11201706950UA (en) | 2017-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6958592B2 (en) | Adaptive delay control circuit for switched mode power supply | |
US7652945B2 (en) | Adaptive zero current sense apparatus and method for a switching regulator | |
JP5422922B2 (ja) | 同期整流型dc−dcコンバータの逆流防止回路 | |
US7906948B2 (en) | Threshold voltage monitoring and control in synchronous power converters | |
US7986135B2 (en) | Method and systems for conduction mode control | |
US10651747B2 (en) | Systems and methods with timing control for synchronization rectifier controllers | |
KR101677728B1 (ko) | 역률 보상 회로 및 역률 보상 회로의 구동 방법 | |
US9531273B2 (en) | Synchronous DC-DC converters, and systems and methods of controlling same | |
JP4345839B2 (ja) | 電力変換装置 | |
US10158286B2 (en) | DC/DC converter | |
US6297617B1 (en) | Battery charger and charge control circuit | |
US11424681B2 (en) | Multiphase switching power supply device | |
US20130300397A1 (en) | Power converter | |
JP2022031962A (ja) | スイッチング電源装置 | |
JP6193529B2 (ja) | 同期整流式スイッチングコンバータ | |
JP2010161843A (ja) | 電力変換装置 | |
JP2004120844A (ja) | 昇圧コンバータ制御装置 | |
JP2009027900A (ja) | インバータの出力電圧検出誤差補正方法および誤差補正回路 | |
US20080266911A1 (en) | Current sensing circuits and methods for a converter | |
JP2001157442A (ja) | 電流制限回路および過電流保護機能を備えるスイッチングレギュレータ | |
US20240235381A1 (en) | Method and means of dead time reduction in half bridge topology | |
EP4398486A1 (en) | Method and means of dead time reduction in half bridge topology | |
JP2008301548A (ja) | Dc−dcコンバータ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15886495 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2017507334 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20177023602 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15886495 Country of ref document: EP Kind code of ref document: A1 |