WO2016029501A1 - 液晶显示面板及其阵列基板 - Google Patents

液晶显示面板及其阵列基板 Download PDF

Info

Publication number
WO2016029501A1
WO2016029501A1 PCT/CN2014/085853 CN2014085853W WO2016029501A1 WO 2016029501 A1 WO2016029501 A1 WO 2016029501A1 CN 2014085853 W CN2014085853 W CN 2014085853W WO 2016029501 A1 WO2016029501 A1 WO 2016029501A1
Authority
WO
WIPO (PCT)
Prior art keywords
region
electrode pattern
electrode
liquid crystal
crystal display
Prior art date
Application number
PCT/CN2014/085853
Other languages
English (en)
French (fr)
Inventor
郑华
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to US14/385,996 priority Critical patent/US9535297B2/en
Publication of WO2016029501A1 publication Critical patent/WO2016029501A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/13439—Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134336—Matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/122—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode having a particular pattern

Definitions

  • the present invention relates to the field of liquid crystal display technologies, and in particular, to a liquid crystal display panel and an array substrate thereof.
  • TFT-LCD Thin Film Transistor-Liquid Crystal Display
  • the principle of the "whitening on both sides” phenomenon is as follows: as shown in FIG. 1, the driving voltage of the scanning Gate line 11 is input by the scanning drive electrodes (Gate COF) 12 located on the left and right sides of the liquid crystal display panel 10, due to scanning.
  • the resistance and capacitance of the line 11 are delayed by RC Delay, so that the scan driving voltage of the normal input on both sides is distorted when transmitted to the intermediate area A, that is, the Gate waveform is distorted, and the distorted scan driving voltage reduces the charging rate of the intermediate area A, thereby lowering the middle.
  • the display brightness of the area A at which time the display brightness of the two side areas B1, B2 becomes higher, that is, the phenomenon of "whitening on both sides” occurs.
  • the phenomenon of "whitening on both sides" during viewing is particularly obvious.
  • the technical problem to be solved by the embodiments of the present invention is to provide a liquid crystal display panel and an array substrate thereof, which can make the display brightness of the liquid crystal display panel uniform, and slow or eliminate the phenomenon of “whitening on both sides”.
  • a technical solution adopted by the present invention is to provide a liquid crystal display panel including a plurality of pixel units, each pixel unit including a pixel electrode, each pixel electrode including a plurality of strip-shaped gaps and a strip-shaped first electrode pattern in which a gap is interlaced with the first electrode pattern, and in a plurality of pixel units, a direction along a middle portion of the liquid crystal display panel toward a side region of the liquid crystal display panel, in each pixel unit
  • the sum of the areas of the electrode patterns is gradually decreased, wherein in the plurality of pixel units, the width of the first electrode pattern in each pixel unit is sequentially decreased and the width of the gap is sequentially increased along the direction of the intermediate portion toward the both side regions.
  • the width of an electrode pattern is the same as the width of the gap;
  • the pixel unit further includes a scanning line, a data line, and a thin film transistor driving the pixel electrode, and the gate, the source and the drain of the thin film transistor are respectively connected to the scan line and the data line, and
  • the pixel electrode is electrically connected.
  • the liquid crystal display panel further includes a gate driver and a source driver.
  • the gate driver is connected to the scan line, and is configured to provide a scan voltage for the plurality of pixel units, and the source driver is connected to the data line for multiple
  • the pixel unit provides a driving voltage.
  • Each of the pixel electrodes includes a first region, a second region, a third region, and a fourth region.
  • the first region and the second region are juxtaposed, and the third region is disposed diagonally with the first region, and the fourth region and the second region are The area is diagonally set.
  • the first electrode pattern of the first region is the same as the electrode of the first electrode pattern of the third region, and the first electrode pattern of the second region is the same as the electrode of the first electrode pattern of the fourth region.
  • the electrode pattern of the first region and the electrode pattern of the electrode pattern of the third region are in a first direction
  • the electrode pattern of the electrode pattern of the second region and the electrode pattern of the fourth region are in a second direction
  • the first direction is The two directions are perpendicular to each other.
  • Each of the pixel electrodes further includes a second electrode pattern and a third electrode pattern, the second electrode pattern is disposed around the first region, the second region, the third region, and the fourth region, and the third electrode pattern is used to define the first region , the second area, the third area, and the fourth area.
  • a liquid crystal display panel including a plurality of pixel units, each pixel unit including a pixel electrode, each pixel electrode including a plurality of strip gaps and a plurality of strip-shaped first electrode patterns, wherein the gap is interlaced with the first electrode pattern, in a plurality of pixel units, in a direction along a middle portion of the liquid crystal display panel toward a side region of the liquid crystal display panel, in each pixel unit
  • the sum of the areas of the first electrode patterns is gradually reduced.
  • the width of the first electrode pattern in each pixel unit is sequentially decreased, the width of the gap is sequentially increased, and the width of the first electrode pattern is increased in a direction along the intermediate portion toward the two side regions.
  • the sum of the widths of the gaps is the same.
  • Each of the pixel electrodes includes a first region, a second region, a third region, and a fourth region.
  • the first region and the second region are juxtaposed, and the third region is disposed diagonally with the first region, and the fourth region and the second region are The area is diagonally set.
  • the first electrode pattern of the first region and the electrode of the first electrode pattern of the third region go To the same, the first electrode pattern of the second region is the same as the electrode of the first electrode pattern of the fourth region.
  • the electrode pattern of the first region and the electrode pattern of the electrode pattern of the third region are in a first direction
  • the electrode pattern of the electrode pattern of the second region and the electrode pattern of the fourth region are in a second direction
  • the first direction is The two directions are perpendicular to each other.
  • Each of the pixel electrodes further includes a second electrode pattern and a third electrode pattern, the second electrode pattern is disposed around the first region, the second region, the third region, and the fourth region, and the third electrode pattern is used to define the first region , the second area, the third area, and the fourth area.
  • the pixel unit further includes a scan line, a data line, and a thin film transistor driving the pixel electrode.
  • the gate, the source and the drain of the thin film transistor are electrically connected to the scan line, the data line and the pixel electrode, respectively.
  • the liquid crystal display panel further includes a gate driver and a source driver.
  • the gate driver is connected to the scan line for providing a scan voltage for the plurality of pixel units
  • the source driver is connected to the data line for providing the plurality of pixel units. Drive voltage.
  • an array substrate suitable for a liquid crystal display panel includes a plurality of pixel units, each pixel unit includes a pixel electrode, and each pixel electrode includes a plurality of strip-shaped gaps and a plurality of strip-shaped electrode patterns, the gaps being alternately arranged with the electrode patterns, wherein, in the plurality of pixel units, a sum of areas of the first electrode patterns in each of the pixel units is gradually decreased.
  • the width of the electrode pattern of each pixel unit is sequentially decreased, the width of the gap is sequentially increased, and the width of the electrode pattern and the width of the gap are the same as.
  • Each of the pixel electrodes includes a first region, a second region, a third region, and a fourth region.
  • the first region and the second region are juxtaposed, and the third region is disposed diagonally with the first region, and the fourth region and the second region are The area is diagonally set.
  • the first electrode pattern of the first region is the same as the electrode of the first electrode pattern of the third region, and the first electrode pattern of the second region is the same as the electrode of the first electrode pattern of the fourth region.
  • the electrode pattern of the first region and the electrode pattern of the electrode pattern of the third region are in a first direction
  • the electrode pattern of the electrode pattern of the second region and the electrode pattern of the fourth region are in a second direction.
  • the first direction and the second direction are perpendicular to each other.
  • Each of the pixel electrodes further includes a second electrode pattern and a third electrode pattern, the second electrode pattern is disposed around the first region, the second region, the third region, and the fourth region, and the third electrode pattern is used to define the first region , the second area, the third area, and the fourth area.
  • the beneficial effects of the embodiments of the present invention are: in the embodiment of the present invention, by designing the direction along the middle region of the liquid crystal display panel toward the two side regions, in the plurality of pixel units, the pixel electrode of each pixel unit The sum of the areas of the first electrode patterns is gradually reduced, thereby reducing the liquid crystal efficiency of the two sides, reducing the transmittance of the pixel units on both sides, thereby reducing the display brightness of the two sides, and the display of the sides on both sides.
  • the difference between the brightness and the display brightness of the middle area becomes smaller or eliminated, and the display brightness of the entire liquid crystal display panel is uniform, which slows or eliminates the phenomenon of “whitening on both sides”.
  • FIG. 1 is a top plan view showing a structure of a liquid crystal display panel in the prior art
  • Figure 2 is a cross-sectional view of a liquid crystal display panel in accordance with a preferred embodiment of the present invention
  • Figure 3 is a plan view of a liquid crystal display panel in accordance with a preferred embodiment of the present invention.
  • FIG. 4 is a schematic diagram of a pixel structure of a liquid crystal display panel according to a preferred embodiment of the present invention.
  • FIG. 5 is a schematic structural view of a pixel unit in the liquid crystal display panel shown in FIG. 3;
  • FIG. 6 is a schematic diagram showing the correspondence relationship between the aperture ratio of the pixel unit of the liquid crystal display panel shown in FIG. 3 and the length of the pixel electrode.
  • FIG. 2 and 3 are respectively a cross-sectional view and a plan view of a liquid crystal display panel according to a preferred embodiment of the present invention
  • FIG. 4 is a schematic diagram of a pixel structure of the liquid crystal display panel.
  • the liquid crystal display panel 20 includes a first substrate 21, a second substrate 22, and a liquid crystal layer 23, wherein the first substrate
  • the second substrate 22 is a CF (Color Filter) color film substrate
  • the first substrate 21 is a TFT (Thin Film Transistor) array substrate.
  • the first substrate 21 is provided.
  • a transparent substrate and various wirings, pixel electrodes, and the like provided on the transparent substrate are included. specifically,
  • the first substrate 21 includes a plurality of data lines D 1 , D 2 , . . . , D N , a plurality of scanning lines G 1 , G 2 , . . . , G L , and a plurality of lines arranged along a direction perpendicular to the data line. a plurality of pixel units P 1 , P 2 , . . . , P x defined by the scanning lines G 1 , G 2 , . . . , G L and the plurality of data lines D 1 , D 2 , . . . , D N Each pixel unit is connected to one scan line and one data line.
  • the plurality of scan lines G 1 , G 2 , . . . , G L are connected to the gate driver 31 , and the plurality of data lines D 1 , D 2 , . . . , D N are connected to the source driver 32 .
  • the gate driver 31 is for supplying a scan voltage for a plurality of pixel units P 1 , P 2 , . . . , P x
  • the source driver 32 is for a plurality of pixel units P 1 , P 2 , . . . , P x Provide drive voltage.
  • FIG. 5 is a schematic structural view of a pixel unit in the liquid crystal display panel 20 shown in FIG.
  • the liquid crystal display panel 20 includes a plurality of pixel units P1, P2, . . . , PX arranged in a matrix, and each pixel electrode is connected to a scan line and a data line, as shown in FIG.
  • the pixel unit 50 includes a scan line 60 and a data line 70.
  • Each pixel electrode includes a plurality of strip-shaped first electrode patterns 51, a plurality of strip-shaped (ITO) gaps 52, a second electrode pattern 53, and a third electrode.
  • Pattern 54 where:
  • the second electrode pattern 53 is used to define an opening area of the pixel unit 50, and two strip-shaped third electrode patterns 54 are vertically disposed for defining each pixel electrode as a first area O1, a second area O2, and a third area. O3 and the fourth region O4, the strip-shaped second electrode pattern 53 is disposed around the first region O1, the second region O2, the third region O3, and the fourth region O4.
  • the first area O1 located at the upper left side and the second area O2 located at the upper right side are arranged side by side in the same horizontal direction, and the third area O3 located at the lower right side is disposed diagonally with the first area O1, located at the lower left.
  • the fourth region O4 of the square is diagonally disposed with the second region O2, and the electrode directions of the first region O1 and the third region O3 are the same, for example, the first direction D1 shown in the drawing; the second region O2 and the fourth region
  • the electrode of O4 has the same course, for example, the second direction D2 shown in the drawing.
  • the first direction D1 and the second direction D2 are perpendicular to each other, and the first direction D1 is, for example, a direction at an angle of 135° with respect to the horizontal positive direction, and the second direction D2 is, for example, a direction at an angle of 45° with the horizontal positive direction.
  • the width L of the first electrode pattern 51 of each pixel electrode is the same, and the width S of the gap 52 of each pixel electrode is the same, that is, the first electrode pattern 51 of the same pixel electrode
  • the width L is the same and the width S of the gap 52 is the same.
  • a plurality of strip-shaped gaps 52 and a plurality of strip-shaped first electrode patterns 51 are alternately arranged on a plane on which the pixel electrodes are located.
  • the main purpose of the embodiment of the present invention is to face the direction of the two sides of the liquid crystal display panel 20 toward the two side regions C 1 and C 2 of the liquid crystal display panel 20, that is, the direction of the arrow shown in FIG. 4, in the plurality of pixel units P. 1 , P 2 , . . .
  • the sum of the areas of the first electrode patterns 51 in each of the pixel units 50 gradually decreases, specifically, the first electrode patterns of the pixel electrodes in each of the pixel units 50
  • the width L of 51 is sequentially decreased, and the width S of the gap 52 of the pixel electrode in each pixel unit 50 is sequentially increased, and the sum W of the width L of the first electrode pattern 51 and the width S of the gap 52 is the same, preferably present.
  • the sum of the widths in the technique is the same.
  • the width L of the first electrode pattern 51 can reduce the liquid crystal efficiency of the pixel unit 50 in the corresponding region of the first electrode pattern 51, and reduce the transmittance of the pixel unit 50 on both sides, thereby reducing the two side regions C 1 , C 2, the display luminance, the display luminance at this time the gap between both sides of the intermediate region C and region D display luminance of 1, C 2 can be reduced or even eliminated, the entire brightness of the liquid crystal display panel 20 tends uniformly, to alleviate or eliminate the "two Side whitish phenomenon.
  • the structure of the plurality of pixel units P 1 , P 2 , . . . , P x is different, for one pixel unit located in the intermediate portion D of the liquid crystal display panel 20, and on both sides of the liquid crystal display panel 20
  • One pixel unit of the area (C 1 ) will be described as an example. See FIGS.
  • the width of the first electrode pattern on both sides of the pixel electrode defines a pixel unit region C 1 is 50 51 C L, C H is the width of the gap, the pixel unit 50 of the intermediate region D
  • the width of the first electrode pattern 51 of the pixel electrode is L D
  • the difference in widths of the first electrode patterns 51 of the pixel electrodes of any two adjacent pixel units 50 is equal, that is, The widths of the first electrode patterns 51 of the pixel electrodes of the pixel units P 1 , P 2 , . . . , P x are sequentially decreased by the same magnitude. See the example below:
  • adjacent 11 regions a, b, c, d, e, f, g, h are selected along the direction of the intermediate region D toward the two side regions C 1 and C 2 .
  • the width of the first electrode pattern 51 of the pixel electrode corresponding to the area a is 4.0
  • the width of the first electrode pattern 51 of the pixel electrode corresponding to the area b is 3.9
  • the width of the pattern 51 is 3.8
  • the width of the first electrode pattern 51 of the pixel electrode corresponding to the region d is 3.7
  • the width of the first electrode pattern 51 of the pixel electrode corresponding to the region e is 3.6
  • the width of the electrode pattern 51 is 3.5
  • the width of the first electrode pattern 51 of the pixel electrode corresponding to the region g is 3.4
  • region a and region b, region b and region c, region c and region d, region d and region e, region e and region f, region f and region g, region g and region h, region h and region i The difference between the widths of the first electrode patterns 51 of the pixel electrodes of the pixel unit corresponding to the region i, the region j, and the region j and the region k is equal to 0.1 ⁇ m.
  • the first electrode pattern of the pixel electrode of the pixel unit 50 corresponding to each region is preferred in the embodiment of the present invention.
  • the structure and size of 51 and gap 52 are the same.
  • the sum of the widths of a first electrode pattern 51 and the gap 52 of each pixel electrode is constant, for example, the sum of the widths of a first electrode pattern 51 and the gap 52 is 6 um.
  • the above-described partition design is preferably performed during the mask design, and the design of the embodiment of the present invention can be embodied on the pixel electrode layer of the liquid crystal display panel 20 by a conventional photolithography process.
  • the liquid crystal efficiency ⁇ of the pixel unit 50 is decreased by 80% to 90%, that is, the transmittance of the pixel unit 50 is decreased by 80% to 90%.
  • the earth mitigates the phenomenon of “whitening on both sides”.
  • each pixel unit 50 of the present embodiment further includes a thin film transistor that drives the pixel electrode, and the structure of the thin film transistor of the plurality of pixel units P 1 , P 2 , . . . , P x . It is exactly the same size.
  • Each of the thin film transistors includes a gate g 1 , a source s 1 , and a drain b 1 , wherein the gate g 1 is electrically connected to the corresponding scan line 60 , and the source s 1 is electrically connected to the corresponding data line 70 and the drain b 1 is electrically connected to the corresponding pixel electrode.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Liquid Crystal (AREA)

Abstract

一种液晶显示面板（20）及其阵列基板（21）。该液晶显示面板（20）的每一像素单元（50）包括一像素电极，每一像素电极包括多个条状的间隙（52）和多个条状的第一电极图案（51），其中间隙（52）与第一电极图案（51）交错设置，在多个像素单元（50）中，沿液晶显示面板（20）的中间区域朝向液晶显示面板（20）的两侧区域的方向，每一像素单元（50）中的第一电极图案（51）的面积之和逐渐减小。通过上述方式，能够使得液晶显示面板（20）的显示亮度均匀，减缓或消除"两侧发白"现象。

Description

液晶显示面板及其阵列基板 【技术领域】
本发明涉及液晶显示技术领域，特别是涉及一种液晶显示面板及其阵列基板。
【背景技术】
TFT-LCD(Thin Film Transistor-Liquid Crystal Display，薄膜场效应液晶显示)面板在低灰阶显示时，极易出现两侧区域亮度高、中间区域亮度低的显示不良现象，通常称为“两侧发白”现象。
产生“两侧发白”现象的原理在于：如图1所示，扫描Gate线11的驱动电压是由位于液晶显示面板10的左右两侧的扫描驱动电极(Gate COF)12输入的，由于扫描线11的电阻电容延迟RC Delay，使得两侧正常输入的扫描驱动电压在传递至中间区域A时发生失真，即Gate波形失真，失真的扫描驱动电压会降低中间区域A的充电率，从而降低中间区域A的显示亮度，此时两侧区域B1、B2的显示亮度相比之下变高，即产生“两侧发白”现象。在低灰阶显示时，由于人眼敏感，因此观看时“两侧发白”现象尤为明显。
【发明内容】
有鉴于此，本发明实施例所要解决的技术问题是提供一种液晶显示面板及其阵列基板，能够使得液晶显示面板的显示亮度均匀，减缓或消除“两侧发白”现象。
为解决上述技术问题，本发明采用的一个技术方案是：提供一种液晶显示面板，包括多个像素单元，每一像素单元包括一像素电极，每一像素电极包括多个条状的间隙和多个条状的第一电极图案，间隙与第一电极图案交错设置，在多个像素单元中，沿液晶显示面板的中间区域朝向液晶显示面板的两侧区域的方向，每一像素单元中的第一电极图案的面积之和逐渐减小，其中在多个像素单元中，沿中间区域朝向两侧区域的方向，每一像素单元中的第一电极图案的宽度依次减小、间隙的宽度依次增大，且第 一电极图案的宽度与间隙的宽度之和相同；像素单元还包括扫面线、数据线以及驱动像素电极的薄膜晶体管，薄膜晶体管的栅极、源极和漏极分别与扫描线、数据线和像素电极电连接，液晶显示面板还包括栅极驱动器和源极驱动器，栅极驱动器与扫描线连接，用于为多个像素单元提供扫描电压，源极驱动器与数据线连接，用于为多个像素单元提供驱动电压。
其中，每一像素电极包括第一区域、第二区域、第三区域和第四区域，第一区域与第二区域并列设置，第三区域与第一区域对角设置，第四区域与第二区域对角设置。
其中，第一区域的第一电极图案与第三区域的第一电极图案的电极走向相同，第二区域的第一电极图案与第四区域的第一电极图案的电极走向相同。
其中，第一区域的电极图案与第三区域的电极图案的电极走向呈第一方向，第二区域的电极图案与第四区域的电极图案的电极走向呈第二方向，且第一方向与第二方向相互垂直。
其中，每一像素电极还包括第二电极图案和第三电极图案，第二电极图案环绕第一区域、第二区域、第三区域和第四区域设置，第三电极图案用于定义第一区域、第二区域、第三区域和第四区域。
为解决上述技术问题，本发明采用的另一个技术方案是：提供一种液晶显示面板，包括多个像素单元，每一像素单元包括一像素电极，每一像素电极包括多个条状的间隙和多个条状的第一电极图案，间隙与第一电极图案交错设置，在多个像素单元中，沿液晶显示面板的中间区域朝向液晶显示面板的两侧区域的方向，每一像素单元中的第一电极图案的面积之和逐渐减小。
其中，在多个像素单元中，沿中间区域朝向两侧区域的方向，每一像素单元中的第一电极图案的宽度依次减小、间隙的宽度依次增大，且第一电极图案的宽度与间隙的宽度之和相同。
其中，每一像素电极包括第一区域、第二区域、第三区域和第四区域，第一区域与第二区域并列设置，第三区域与第一区域对角设置，第四区域与第二区域对角设置。
其中，第一区域的第一电极图案与第三区域的第一电极图案的电极走 向相同，第二区域的第一电极图案与第四区域的第一电极图案的电极走向相同。
其中，第一区域的电极图案与第三区域的电极图案的电极走向呈第一方向，第二区域的电极图案与第四区域的电极图案的电极走向呈第二方向，且第一方向与第二方向相互垂直。
其中，每一像素电极还包括第二电极图案和第三电极图案，第二电极图案环绕第一区域、第二区域、第三区域和第四区域设置，第三电极图案用于定义第一区域、第二区域、第三区域和第四区域。
其中，像素单元还包括扫面线、数据线以及驱动像素电极的薄膜晶体管，薄膜晶体管的栅极、源极和漏极分别与扫描线、数据线和像素电极电连接。
其中，液晶显示面板还包括栅极驱动器和源极驱动器，栅极驱动器与扫描线连接，用于为多个像素单元提供扫描电压，源极驱动器与数据线连接，用于为多个像素单元提供驱动电压。
为解决上述技术问题，本发明采用的又一个技术方案是：提供一种阵列基板，适用于液晶显示面板，阵列基板包括多个像素单元，每一像素单元包括一像素电极，每一像素电极包括多个条状的间隙和多个条状的电极图案，间隙与电极图案交错设置，其中，在多个像素单元中，每一像素单元中的第一电极图案的面积之和逐渐减小。
其中，沿液晶显示面板的中间区域朝向液晶显示面板的两侧区域的方向，每一像素单元的电极图案的宽度依次减小、间隙的宽度依次增大，且电极图案的宽度与间隙的宽度之和相同。
其中，每一像素电极包括第一区域、第二区域、第三区域和第四区域，第一区域与第二区域并列设置，第三区域与第一区域对角设置，第四区域与第二区域对角设置。
其中，第一区域的第一电极图案与第三区域的第一电极图案的电极走向相同，第二区域的第一电极图案与第四区域的第一电极图案的电极走向相同。
其中，第一区域的电极图案与第三区域的电极图案的电极走向呈第一方向，第二区域的电极图案与第四区域的电极图案的电极走向呈第二方向， 且第一方向与第二方向相互垂直。
其中，每一像素电极还包括第二电极图案和第三电极图案，第二电极图案环绕第一区域、第二区域、第三区域和第四区域设置，第三电极图案用于定义第一区域、第二区域、第三区域和第四区域。
通过上述技术方案，本发明实施例产生的有益效果是：本发明实施例通过设计沿液晶显示面板的中间区域朝向两侧区域的方向，在多个像素单元中，每一像素单元的像素电极的第一电极图案的面积之和逐渐减小，以此降低两侧区域的液晶效率，降低两侧区域的像素单元的穿透率，从而降低两侧区域的显示亮度，此时两侧区域的显示亮度与中间区域的显示亮度差距变小或消除，整个液晶显示面板的显示亮度均匀，减缓或消除“两侧发白”现象。
【附图说明】
图1是现有技术中液晶显示面板的结构俯视图；
图2是本发明优选实施例的液晶显示面板的剖视图；
图3是本发明优选实施例的液晶显示面板的俯视图；
图4是本发明优选实施例的液晶显示面板的像素结构示意图；
图5是图3所示液晶显示面板中一个像素单元的结构示意图；
图6是图3所示液晶显示面板的像素单元的开口率与像素电极的长度的对应关系示意图。
【具体实施方式】
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，本发明以下所描述的实施例仅仅是本发明的一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其它实施例，都属于本发明保护的范围。
图2和图3分别是本发明优选实施例的液晶显示面板的剖视图和俯视图，图4是该液晶显示面板的像素结构示意图。请结合图2～图4所示，液晶显示面板20包括第一基板21、第二基板22和液晶层23，其中第一基板 21和第二基板22相对间隔设置，第二基板22为CF(Color Filter，彩色滤光片)彩膜基板，第一基板21为TFT(Thin Film Transistor，薄膜晶体管)阵列基板，第一基板21包括透明基体以及设置于该透明基体上的各种配线和像素电极等。具体地，
第一基板21包括多条数据线D1，D2，...，DN、沿垂直于数据线方向设置的多条扫描线G1，G2，...，GL，以及由多条扫描线G1，G2，...，GL和多条数据线D1，D2，...，DN定义的多个像素单元P1，P2，...，Px，每一个像素单元对应连接一条扫描线和一条数据线。
其中，多条扫描线G1，G2，...，GL连接于栅极驱动器31，多条数据线D1，D2，...，DN连接于源极驱动器32。栅极驱动器31用于为多个像素单元P1，P2，...，Px提供扫描电压，源极驱动器32用于为多个像素单元P1，P2，...，Px提供驱动电压。
图5是图3所示液晶显示面板20中一个像素单元的结构示意图。请结合图5所示，液晶显示面板20包括按矩阵方式排列的多个像素单元P1，P2，...，PX，每一像素电极对应连接一条扫描线和一条数据线，如图5所示的像素单元50包括的扫描线60和数据线70，每一像素电极包括多个条状的第一电极图案51、多个条状的(ITO)间隙52、第二电极图案53以及第三电极图案54，其中：
第二电极图案53用于限定像素单元50的开口面积，两个条状的第三电极图案54垂直设置，用于将每一像素电极定义为第一区域O1、第二区域O2、第三区域O3和第四区域O4，条状的第二电极图案53环绕第一区域O1、第二区域O2、第三区域O3和第四区域O4设置。
在本实施例中，位于左上方的第一区域O1与位于右上方的第二区域O2在同一水平方向上并排设置，位于右下方的第三区域O3与第一区域O1对角设置，位于左下方的第四区域O4与第二区域O2对角设置，并且第一区域O1与第三区域O3的电极走向相同，例如为图中所示的第一方向D1；第二区域O2与第四区域O4的电极走向相同，例如为图中所示的第二方向D2。其中，第一方向D1与第二方向D2相互垂直，第一方向D1例如为与水平正方向呈135°夹角的方向，第二方向D2例如为与水平正方向呈45°夹角的方向。
在每一像素单元50中，每一像素电极的第一电极图案51的宽度L相同，且每一像素电极的间隙52的宽度S相同，也就是说，同一像素电极的第一电极图案51的宽度L相同、间隙52的宽度S相同。并且，多个条状的间隙52与多个条状的第一电极图案51，在像素电极所在的平面上交错设置。
本发明实施例的主要目的是，沿液晶显示面板20的中间区域D朝向液晶显示面板20的两侧区域C1、C2的方向，即图4所示的箭头方向，在多个像素单元P1，P2，...，Px中，每一像素单元50中的第一电极图案51的面积之和逐渐减小，具体地，每一像素单元50中的像素电极的第一电极图案51的宽度L依次减小、每一像素单元50中的像素电极的间隙52的宽度S依次增大，且第一电极图案51的宽度L与间隙52的宽度S之和W相同，优选与现有技术中的宽度之和相同。
根据像素单元的穿透率＝开口率*液晶效率(即单位开口面积的穿透率)，这一液晶显示领域的公知常识，可知增大像素电极的间隙52的宽度S、减小间隙52之间的第一电极图案51的宽度L，能够降低像素单元50在第一电极图案51对应区域的液晶效率，降低两侧区域的像素单元50的穿透率，从而降低两侧区域C1、C2的显示亮度，此时两侧区域C1、C2的显示亮度与中间区域D的显示亮度差距变小甚至可以消除，整个液晶显示面板20的显示亮度趋向均匀，即可减缓或消除“两侧发白”现象。
基于上述发明目的，多个像素单元P1，P2，...，Px的结构不相同，以位于液晶显示面板20的中间区域D的一个像素单元，以及位于液晶显示面板20的两侧区域(C1)的一个像素单元，为例进行说明。请参阅图4和图5所示，定义两侧区域C1的像素单元50的像素电极的第一电极图案51的宽度为LC、间隙的宽度为HC，中间区域D的像素单元50的像素电极的第一电极图案51的宽度为LD、间隙的宽度为HD，则LC＜LD且HC＞HD且LC+HC＝LD+HD。
此外，沿中间区域D朝向两侧区域C1、C2的方向，本实施例优选任意相邻两个像素单元50的像素电极的第一电极图案51的宽度之差相等，也就是说，多个像素单元P1，P2，...，Px的像素电极的第一电极图案51的宽度以相同的幅值依次递减。请参阅下面举例而言：
请再次结合图4和图5所示，沿中间区域D朝向两侧区域C1、C2的方向，选取相邻的11个区域a，b，c，d，e，f，g，h，i，j，k，区域a对应的像素电极的第一电极图案51的宽度为4.0，区域b对应的像素电极的第一电极图案51的宽度为3.9，区域c对应的像素电极的第一电极图案51的宽度为3.8，区域d对应的像素电极的第一电极图案51的宽度为3.7，区域e对应的像素电极的第一电极图案51的宽度为3.6，区域f对应的像素电极的第一电极图案51的宽度为3.5，区域g对应的像素电极的第一电极图案51的宽度为3.4，区域h对应的像素电极的第一电极图案51的宽度为3.3，区域i对应的像素电极的第一电极图案51的宽度为3.2，区域j对应的像素电极的第一电极图案51的宽度为3.1，区域k对应的像素电极的第一电极图案的宽度51为3.0，其中第一电极图案51的宽度单位为微米um。
并且，区域a与区域b、区域b与区域c、区域c与区域d、区域d与区域e、区域e与区域f、区域f与区域g、区域g与区域h、区域h与区域i、区域i与区域j、区域j与区域k，分别对应的像素单元的像素电极的第一电极图案51的宽度之差相等，均为0.1微米。
需要说明的是，在与沿中间区域D朝向两侧区域C1、C2的方向相垂直的重力方向上，本发明实施例优选每一区域对应的像素单元50的像素电极的第一电极图案51与间隙52的结构与尺寸相同。
请进一步结合图6所示，在每一像素电极的一个第一电极图案51与间隙52的宽度之和不变的基础上，例如一个第一电极图案51与间隙52的宽度之和为6um，在中间区域设定L＝4um(此时S＝2um)，将液晶显示面板20的两侧区域C1、C2各均分成10个区域，每个区域的L值依次降低0.1um，因此最外侧区域的L＝3um(此时S＝3um)。本实施例优选在光罩设计时进行上述分区设计，并且通过传统的光刻制程，即可将本发明实施例的设计体现在液晶显示面板20的像素电极层上。当第一电极图案51的宽度L值由4.0um降低到3.0um，像素单元50的液晶效率θ会下降80％～90％，即像素单元50的穿透率下降80％～90％，可极大地减轻“两侧发白”现象。
请结合图3～图5所示，本实施例的每一像素单元50还包括驱动像素电极的薄膜晶体管，且多个像素单元P1，P2，...，Px的薄膜晶体管的结构与尺寸完全相同。每一个薄膜晶体管均包括栅极g1、源极s1、漏极b1，其中 栅极g1与对应的扫描线60电连接，源极s1与对应的数据线70电连接，漏极b1与对应的像素电极电连接。
再次说明，以上所述仅为本发明的实施例，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，例如各实施例之间技术特征的相互结合，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围内。

Claims (19)

  1. 一种液晶显示面板，包括多个像素单元，其特征在于，每一所述像素单元包括一像素电极，每一所述像素电极包括多个条状的间隙和多个条状的第一电极图案，所述间隙与所述第一电极图案交错设置，
    其中，在所述多个像素单元中，沿所述液晶显示面板的中间区域朝向所述液晶显示面板的两侧区域的方向，每一所述像素单元中的所述第一电极图案的面积之和逐渐减小，其中沿所述中间区域朝向所述两侧区域的方向，每一所述像素单元中的所述第一电极图案的宽度依次减小、所述间隙的宽度依次增大，且所述第一电极图案的宽度与所述间隙的宽度之和相同；
    所述像素单元还包括扫面线、数据线以及驱动所述像素电极的薄膜晶体管，所述薄膜晶体管的栅极、源极和漏极分别与所述扫描线、所述数据线和所述像素电极电连接，所述液晶显示面板还包括栅极驱动器和源极驱动器，所述栅极驱动器与所述扫描线连接，用于为所述多个像素单元提供扫描电压，所述源极驱动器与所述数据线连接，用于为所述多个像素单元提供驱动电压。
  2. 根据权利要求1所述的液晶显示面板，其特征在于，每一所述像素电极包括第一区域、第二区域、第三区域和第四区域，所述第一区域与所述第二区域并列设置，所述第三区域与所述第一区域对角设置，所述第四区域与所述第二区域对角设置。
  3. 根据权利要求2所述的液晶显示面板，其特征在于，所述第一区域的所述第一电极图案与所述第三区域的所述第一电极图案的电极走向相同，所述第二区域的所述第一电极图案与所述第四区域的所述第一电极图案的电极走向相同。
  4. 根据权利要求2所述的液晶显示面板，其特征在于，所述第一区域的所述电极图案与所述第三区域的所述电极图案的电极走向呈第一方向，所述第二区域的所述电极图案与所述第四区域的所述电极图案的电极走向呈第二方向，且所述第一方向与所述第二方向相互垂直。
  5. 根据权利要求2所述的液晶显示面板，其特征在于，每一所述像素电极还包括第二电极图案和第三电极图案，所述第二电极图案环绕所述第 一区域、所述第二区域、所述第三区域和所述第四区域设置，所述第三电极图案用于定义所述第一区域、所述第二区域、所述第三区域和所述第四区域。
  6. 一种液晶显示面板，包括多个像素单元，其特征在于，每一所述像素单元包括一像素电极，每一所述像素电极包括多个条状的间隙和多个条状的第一电极图案，所述间隙与所述第一电极图案交错设置，
    其中，在所述多个像素单元中，沿所述液晶显示面板的中间区域朝向所述液晶显示面板的两侧区域的方向，每一所述像素单元中的所述第一电极图案的面积之和逐渐减小。
  7. 根据权利要求6所述的液晶显示面板，其特征在于，沿所述中间区域朝向所述两侧区域的方向，每一所述像素单元中的所述第一电极图案的宽度依次减小、所述间隙的宽度依次增大，且所述第一电极图案的宽度与所述间隙的宽度之和相同。
  8. 根据权利要求7所述的液晶显示面板，其特征在于，每一所述像素电极包括第一区域、第二区域、第三区域和第四区域，所述第一区域与所述第二区域并列设置，所述第三区域与所述第一区域对角设置，所述第四区域与所述第二区域对角设置。
  9. 根据权利要求8所述的液晶显示面板，其特征在于，所述第一区域的所述第一电极图案与所述第三区域的所述第一电极图案的电极走向相同，所述第二区域的所述第一电极图案与所述第四区域的所述第一电极图案的电极走向相同。
  10. 根据权利要求8所述的液晶显示面板，其特征在于，所述第一区域的所述电极图案与所述第三区域的所述电极图案的电极走向呈第一方向，所述第二区域的所述电极图案与所述第四区域的所述电极图案的电极走向呈第二方向，且所述第一方向与所述第二方向相互垂直。
  11. 根据权利要求8所述的液晶显示面板，其特征在于，每一所述像素电极还包括第二电极图案和第三电极图案，所述第二电极图案环绕所述第一区域、所述第二区域、所述第三区域和所述第四区域设置，所述第三电极图案用于定义所述第一区域、所述第二区域、所述第三区域和所述第四区域。
  12. 根据权利要求6所述的液晶显示面板，其特征在于，所述像素单元还包括扫面线、数据线以及驱动所述像素电极的薄膜晶体管，所述薄膜晶体管的栅极、源极和漏极分别与所述扫描线、所述数据线和所述像素电极电连接。
  13. 根据权利要求12所述的液晶显示面板，其特征在于，所述液晶显示面板还包括栅极驱动器和源极驱动器，所述栅极驱动器与所述扫描线连接，用于为所述多个像素单元提供扫描电压，所述源极驱动器与所述数据线连接，用于为所述多个像素单元提供驱动电压。
  14. 一种阵列基板，适用于液晶显示面板，其特征在于，所述阵列基板包括多个像素单元，每一所述像素单元包括一像素电极，每一所述像素电极包括多个条状的间隙和多个条状的电极图案，所述间隙与所述电极图案交错设置，
    其中，在所述多个像素单元中，沿所述液晶显示面板的中间区域朝向所述液晶显示面板的两侧区域的方向，每一所述像素单元中的所述电极图案的面积之和逐渐减小。
  15. 根据权利要求14所述的阵列基板，其特征在于，沿所述中间区域朝向所述两侧区域的方向，每一所述像素单元中的所述电极图案的宽度依次减小、所述间隙的宽度依次增大，且所述电极图案的宽度与所述间隙的宽度之和相同。
  16. 根据权利要求15所述的阵列基板，其特征在于，每一所述像素电极包括第一区域、第二区域、第三区域和第四区域，所述第一区域与所述第二区域并列设置，所述第三区域与所述第一区域对角设置，所述第四区域与所述第二区域对角设置。
  17. 根据权利要求16所述的阵列基板，其特征在于，所述第一区域的所述第一电极图案与所述第三区域的所述第一电极图案的电极走向相同，所述第二区域的所述第一电极图案与所述第四区域的所述第一电极图案的电极走向相同。
  18. 根据权利要求16所述的阵列基板，其特征在于，所述第一区域的所述电极图案与所述第三区域的所述电极图案的电极走向呈第一方向，所述第二区域的所述电极图案与所述第四区域的所述电极图案的电极走向呈 第二方向，且所述第一方向与所述第二方向相互垂直。
  19. 根据权利要求16所述的阵列基板，其特征在于，每一所述像素电极还包括第二电极图案和第三电极图案，所述第二电极图案环绕所述第一区域、所述第二区域、所述第三区域和所述第四区域设置，所述第三电极图案用于定义所述第一区域、所述第二区域、所述第三区域和所述第四区域。
PCT/CN2014/085853 2014-08-27 2014-09-03 液晶显示面板及其阵列基板 WO2016029501A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/385,996 US9535297B2 (en) 2014-08-27 2014-09-03 Liquid crystal displays and array substrates

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410429513.4A CN104166283B (zh) 2014-08-27 2014-08-27 液晶显示面板及其阵列基板
CN201410429513.4 2014-08-27

Publications (1)

Publication Number Publication Date
WO2016029501A1 true WO2016029501A1 (zh) 2016-03-03

Family

ID=51910168

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/085853 WO2016029501A1 (zh) 2014-08-27 2014-09-03 液晶显示面板及其阵列基板

Country Status (3)

Country Link
US (1) US9535297B2 (zh)
CN (1) CN104166283B (zh)
WO (1) WO2016029501A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106502010A (zh) * 2016-12-28 2017-03-15 深圳市华星光电技术有限公司 薄膜晶体管阵列基板及显示面板
CN106970493B (zh) * 2017-05-22 2019-06-25 厦门天马微电子有限公司 显示面板和显示装置
CN107170372B (zh) * 2017-06-26 2019-11-22 上海天马微电子有限公司 曲面显示面板和显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101097307A (zh) * 2006-06-30 2008-01-02 Lg.菲利浦Lcd株式会社 显示器件的像素电极结构
US20100140626A1 (en) * 2004-12-17 2010-06-10 Sang-Gab Kim Thin film transistor array panel and method for manufacturing the same
CN102043298A (zh) * 2009-10-12 2011-05-04 三星电子株式会社 显示基板及其制造方法和具有显示基板的显示装置
CN102253551A (zh) * 2010-12-29 2011-11-23 友达光电股份有限公司 像素结构
CN102929052A (zh) * 2012-11-02 2013-02-13 京东方科技集团股份有限公司 薄膜场效应晶体管阵列基板及其制造方法、显示装置
CN103091930A (zh) * 2013-01-30 2013-05-08 深圳市华星光电技术有限公司 一种液晶透镜和立体显示装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5200795B2 (ja) * 2008-09-12 2013-06-05 セイコーエプソン株式会社 液晶装置及び電子機器
KR101949924B1 (ko) * 2011-08-04 2019-04-26 엘지디스플레이 주식회사 횡전계형 액정표시장치

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100140626A1 (en) * 2004-12-17 2010-06-10 Sang-Gab Kim Thin film transistor array panel and method for manufacturing the same
CN101097307A (zh) * 2006-06-30 2008-01-02 Lg.菲利浦Lcd株式会社 显示器件的像素电极结构
CN102043298A (zh) * 2009-10-12 2011-05-04 三星电子株式会社 显示基板及其制造方法和具有显示基板的显示装置
CN102253551A (zh) * 2010-12-29 2011-11-23 友达光电股份有限公司 像素结构
CN102929052A (zh) * 2012-11-02 2013-02-13 京东方科技集团股份有限公司 薄膜场效应晶体管阵列基板及其制造方法、显示装置
CN103091930A (zh) * 2013-01-30 2013-05-08 深圳市华星光电技术有限公司 一种液晶透镜和立体显示装置

Also Published As

Publication number Publication date
CN104166283B (zh) 2016-03-30
US9535297B2 (en) 2017-01-03
US20160246122A1 (en) 2016-08-25
CN104166283A (zh) 2014-11-26

Similar Documents

Publication Publication Date Title
JP5643422B2 (ja) 液晶表示装置
US20150153618A1 (en) Liquid crystal display panel
US7714969B2 (en) Liquid crystal display device
WO2021232986A1 (zh) 像素电极、像素结构、显示面板及显示装置
US9766522B2 (en) Display device and method of manufacturing display device
JP2014186121A (ja) 液晶表示装置及びその駆動方法
US20060028604A1 (en) Liquid crystal display device
US9645453B2 (en) Liquid crystal panel having a plurality of first common electrodes and a plurality of first pixel electrodes alternately arranged on a lower substrate, and display device incorporating the same
US20180231850A1 (en) Array substrate and display device
WO2014008738A1 (zh) 彩膜基板、阵列基板、液晶面板及液晶显示装置
WO2017063239A1 (zh) 阵列基板、液晶显示面板及驱动方法
WO2019161688A1 (zh) 一种像素结构及阵列基板
JP2013148902A (ja) 画素構造およびその電子機器
WO2021196285A1 (zh) 一种显示面板
WO2020118915A1 (zh) 像素电极及阵列基板、显示面板
WO2016029501A1 (zh) 液晶显示面板及其阵列基板
WO2017177764A1 (zh) 显示基板及液晶显示装置
WO2014015621A1 (zh) 阵列基板、液晶显示面板和液晶显示器
WO2016058184A1 (zh) 液晶显示面板及其阵列基板
WO2016045142A1 (zh) 液晶显示面板及其阵列基板
US20150131019A1 (en) Liquid crystal drive method and liquid crystal display device
WO2016090657A1 (zh) 液晶显示器及其阵列基板
KR102098161B1 (ko) 액정표시장치용 어레이 기판
TWI476492B (zh) 畫素電極結構及使用其之顯示面板
US9147371B2 (en) Liquid crystal display panel used in normally black mode and display apparatus using the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14385996

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14900806

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14900806

Country of ref document: EP

Kind code of ref document: A1