WO2015128319A1 - Verfahren zur herstellung einer halbleiterschichtenfolge und optoelektronisches halbleiterbauteil - Google Patents
Verfahren zur herstellung einer halbleiterschichtenfolge und optoelektronisches halbleiterbauteil Download PDFInfo
- Publication number
- WO2015128319A1 WO2015128319A1 PCT/EP2015/053818 EP2015053818W WO2015128319A1 WO 2015128319 A1 WO2015128319 A1 WO 2015128319A1 EP 2015053818 W EP2015053818 W EP 2015053818W WO 2015128319 A1 WO2015128319 A1 WO 2015128319A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor layer
- nitridic
- layer
- nitride
- growth
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 355
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 12
- 230000005693 optoelectronics Effects 0.000 title claims description 41
- 238000000034 method Methods 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 56
- 150000004767 nitrides Chemical class 0.000 claims description 144
- 239000000463 material Substances 0.000 claims description 59
- 239000004020 conductor Substances 0.000 claims description 33
- 229910052782 aluminium Inorganic materials 0.000 claims description 27
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 25
- 239000007789 gas Substances 0.000 claims description 13
- 230000005855 radiation Effects 0.000 claims description 12
- 230000005670 electromagnetic radiation Effects 0.000 claims description 9
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 7
- 239000001257 hydrogen Substances 0.000 claims description 7
- 229910052739 hydrogen Inorganic materials 0.000 claims description 7
- 238000001514 detection method Methods 0.000 claims description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 4
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 230000003247 decreasing effect Effects 0.000 claims 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 1
- 239000010410 layer Substances 0.000 description 333
- 238000005530 etching Methods 0.000 description 9
- 229910052594 sapphire Inorganic materials 0.000 description 9
- 239000010980 sapphire Substances 0.000 description 9
- -1 nitride compound Chemical class 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 229910002704 AlGaN Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 101100346656 Drosophila melanogaster strat gene Proteins 0.000 description 1
- 235000010678 Paulownia tomentosa Nutrition 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 238000003917 TEM image Methods 0.000 description 1
- 244000153888 Tung Species 0.000 description 1
- 238000001311 chemical methods and process Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 210000003608 fece Anatomy 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 244000070969 koal Species 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 230000005226 mechanical processes and functions Effects 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000004018 waxing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/58—Optical field-shaping elements
Definitions
- an optoelectronic ⁇ ULTRASONIC semiconductor device which may have such a half ⁇ semiconductor layer sequence.
- a problem to be solved is to provide a method suits ⁇ ben that is particularly inexpensive to carry out.
- a white ⁇ tere to be solved is to provide a particularly effi ⁇ gent optoelectronic semiconductor component.
- the method comprises a step in which a growth substrate with egg ⁇ ner growth surface is provided at a Aufwachsseite.
- the growth substrate is provided to the semiconductor layers at the Aufwachsseite ⁇ on the growth surface of the growth substrate, for example, epitaxially deposited.
- the growth substrate may be formed electrically conductive or electrically insulating.
- the growth substrate may be radiation-transmissive, radiation-reflecting or radiation-absorbing.
- the embarks ⁇ substrate may have a growth surface, the example embodiment is formed with ⁇ sapphire, SiC or silicon.
- the growth substrate may be a sapphire wafer.
- the growth substrate is intended to remain in the finished optoelectronic semiconductor device. That is, it should not be replaced.
- the method comprises a method step in which a first nitridic semiconductor layer is grown on the growth side on the growth substrate.
- the first nitride semiconductor layer for example, directly adjacent to the Aufwachs ⁇ surface of the growth substrate.
- at least one further layer for example a Puf ⁇ fer Mrs is disposed between the growth substrate and the first nit ⁇ ridischen semiconductor layer.
- the layers and components described here and below may in particular directly adjoin each other. Further, it is possible that locally wei ⁇ tere layers such as buffer layers are disposed between the layers described.
- a single or multilayer semiconductor layer is understood to mean a nitride semi ⁇ conductor layer based on a nitride compound semiconductor material.
- On nitride compound semiconductor material based means in this context that the semiconductor layers ⁇ sequence or at least part thereof, particularly preferably at least one active zone of a nitride compound semiconductor material, preferably Al n Ga m In__ n _ m N has or out of exists, where 0 ⁇ n ⁇ 1, 0 ⁇ m ⁇ 1 and n + m ⁇ 1.
- This material does not necessarily have a mathematically exact composition according to the above formula on ⁇ wise. Rather, it may for example comprise one or more Th ⁇ animal materials, as well as additional ingredients.
- the above formula includes only the GR sentlichen components of the crystal lattice (Al, Ga, In, N), even though these can be replaced in part by small amounts of other Stof ⁇ fe and / or supplemented.
- the method includes a step in which a second nitride semiconductor layer on the first nitride semi ⁇ conductor layer is deposited.
- the second nitride semi ⁇ conductor layer in this case has a different from the first nitride semiconductor layer composition.
- the second nitridic semiconductor layer can locally adjoin the first nitridic semiconductor layer in places.
- one or more further layers it is possible for one or more further layers to be arranged between the first nitridic semiconductor layer and the second nitridic semiconductor layer. Particularly, however, it is preferred that at least a portion is present, in which the first nitride semi ⁇ conductor layer and the second nitride semiconductor layer adjoin each other directly.
- the second nitride semiconductor layer in this case has at least one opening on ⁇ or at least one opening is produced in the second nitride semiconductor layer, or formed during the growth of at least one opening, in particular a plurality of openings in the second nitride semiconductor layer.
- it is in the nitridi ⁇ 's semiconductor layer after the formation or generating the at least one opening is not a continuous layer, but the second nitride semiconductor layer by the openings interrupted.
- the ⁇ ffnun ⁇ gen preferably extend at least in places completely through the second nitride semiconductor layer.
- the second nitride semiconductor layer may in other words in a plurality of islands of the material of the second nitride semi ⁇ conductor layer be disposed on the side remote from the growth substrate side of the first nitride semiconductor layer.
- the material of the second nitridic semiconductor layer may be in places in direct contact with the material of the first nitridic semiconductor layer.
- Main extension direction of the growth surface of the Aufwachssub ⁇ strate is formed repeatedly contiguous.
- the second nitride semiconductor layer is then, for example, not divided into individual islands of material, but it has Lö ⁇ cher, the openings, which extend completely through in a rich ⁇ tung perpendicular and / or in a direction having a Rich ⁇ processing component perpendicular to said plane extend the two ⁇ te nitride semiconductor layer.
- the first nitri ⁇ sized semiconductor layer prior to the deposition of further Schich ⁇ th, is exposed.
- the openings can arise during the growth of the two ⁇ th nitridic semiconductor layer.
- a material may be arranged in places between the first nitridic semiconductor layer and the second nitridic semiconductor layer, on which the second nitridic semiconductor material grows poorly or not at all. At locations where this material is not present, material of the second nitride semiconductor layer can then be arranged on the first nitride semiconductor layer, and from there the islands described can grow from material of the second nitride semiconductor layer.
- the openings are formed for example on ⁇ due to differences in the lattice constant between the first nitride semiconductor layer and the second nitri ⁇ sized semiconductor layer as cracks during growth.
- the openings are generated or increased after completion of the growth of the second nitridic semiconductor layer by a process such as etching.
- the method includes a step in which at least a portion of the first nitride semiconductor layer is removed by the Publ ⁇ voltages in the second nitride semiconductor layer. Due to the openings in the second nitridic semiconductor layer, it is possible that the first nitridic semiconductor layer may be exposed or exposed there. Via the openings, it is then possible to remove the first nitridic semiconductor layer, for example by a chemical or mechanical process, at least where it is exposed. In this way you can also use areas below the second nitridic semiconductor layer are generated, from which material of the first nitridic semiconductor layer, which was previously present, is removed again.
- the method includes a step of growing a third nitride semiconductor layer is performed on the second nitride semiconductor layer, wherein the third nit ⁇ ridische semiconductor layer covers the openings at least mit- example.
- the third nitridic semiconductor layer differs in its material, for example, from the first and / or the second nitridic semiconductor layer.
- the third nitridi- see semiconductor layer can cover the openings in the first nit ⁇ ridischen semiconductor layer and even filled in.
- the third nitridi ⁇ specific semiconductor layer completely covers the second nitride semiconductor ⁇ layer and the openings in the second nitride semiconductor layer, so that after an on ⁇ the third nitride semiconductor layer grown in a surface close supervision with low penetration depth ( For example, scanning electron microscope) on the Halbleiterschich ⁇ tengol the second nitridic semiconductor layer and the openings in the second nitridic semiconductor layer are no longer visible.
- the areas was removed therethrough from de ⁇ NEN the material of the first nitride semiconductor layer through the openings are not filled with the material of the third nitride semiconductor layer, that is, between the growth substrate and after ⁇ following semiconductor layers are Cavities available, the not filled with semiconductor material. These cavities are filled, for example, with a gas.
- the method comprises the following steps:
- these cavities can be, for example, optically ge ⁇ utilized by the refraction, scattering and / or reflection is used in the region of the cavities or at the edge of the cavities ⁇ .
- a semiconductor layer sequence can be created with the process described herein, wherein the Be ⁇ area of the cavities between the growth surface of the Aufwachs ⁇ substrate and the subsequent semiconductor layers, a thermal decoupling available.
- the gas-filled cavities are less thermally conductive than the surrounding semiconductor material.
- semiconductor devices can be created that are more heated than the Ka ⁇ vticianen have regions than between the cavities.
- a thermal load on the growth substrate can also be reduced in the area of the cavities. Furthermore, it is possible to dissipate the heat generated during operation in a targeted manner via the nitride semiconductor layers.
- the second nitride semiconductor layer has a larger Alumi ⁇ niumkonzentration than the first nitride semiconductor layer.
- the first nitride semiconductor layer on ⁇ an aluminum concentration of at most 10% or at most 20%.
- the second nitride semiconductor layer then has an aluminum concentration of at least 1.5% greater, more preferably of at least 5% more, or we ⁇ antes 10% more than the first nitride semiconductor layer ⁇ .
- the aluminum concentration is at least 21.5% or at least 25% or at least 30%.
- the second nitride semiconductor layer may be formed to Be ⁇ play with A1N or consist of A1N.
- the concentrations of aluminum Zvi ⁇ rule of the first nitride semiconductor layer and the two ⁇ th nitride semiconductor layer Due to the difference in the concentrations of aluminum Zvi ⁇ rule of the first nitride semiconductor layer and the two ⁇ th nitride semiconductor layer, it is, for example, mög ⁇ Lich, for removing at least a portion of the first nitride semiconductor layer, a method such as an etching method to use, wherein the probability of material removal decreases with increasing aluminum concentration.
- the first nitride semiconductor layer having the smaller aluminum concentration is removed in this case by the procedural ren stronger than the second nitride semiconductor layer with the larger ⁇ aluminum concentration.
- a mask layer arranged on ⁇ prior to depositing the second nitride semiconductor layer between the first nitride semiconductor layer and the second nitride semiconductor layer, a mask layer arranged on ⁇ .
- the mask layer can for example be applied directly to the first nitridic semiconductor layer.
- the mask layer is, for example, an atomically thin layer formed with a monolayer material that does not completely cover the first nitridic semiconductor layer.
- the second nitride semiconductor layer is most likely where the first nitride semiconductor layer from the Mas ⁇ ken Anlagen is uncovered, grown on the first nitride semi ⁇ conductor layer.
- the mask layer has for this purpose at ⁇ game as openings in which the first nitride semiconductor layer from the mask layer is uncovered.
- the first nitride semiconductor layer is not completely, but with a Bede ⁇ ckungsgrad of at least 70% and at most 90%.
- the Material of the mask layer is selected a material through which a selectivity in the growth of the second nitridi ⁇ 's semiconductor layer is effected, that is, the material of the second nitridic semiconductor layer grows on the material of the mask layer less well than, for example, on the material of the first nitridic semiconductor layer.
- the material of the second nitridic semiconductor layer mainly collects at the openings of the mask layer to the first nitridic semiconductor layer and there islands of the material of the second nitri ⁇ dical semiconductor layer arise.
- the mask layer and the nitridic semiconductor layers are preferably epitaxially separable in Si ⁇ tu.
- the second nitride semiconductor ⁇ layer whereby the second nitride semiconductor layer is then at least a part of the surface of the Mas ⁇ ken Anlagen which is from ⁇ facing the first nitride semiconductor layer, free from material of the second nitride semi ⁇ conductor layer at least has an opening. That is, a selective growth of the second nitridic semiconductor layer in the region of the openings of the mask layer is produced by the mask layer. Between the openings of the masks ⁇ layer, the second nitride semiconductor layer then on the at least one opening in the second half ⁇ nitride conductor layer.
- a nitride compound semiconductor material having an aluminum concentration of at most 20% is selected for the first nitridic semiconductor layer. Then, a nitride compound semiconductor material having an aluminum concentration of the second nitride semiconductor layer before half ⁇ preferably at least 1.5% and more, for example more than 10% more than for the first nitride semiconductor layer ge ⁇ selected. The aluminum concentration is thus between 21.5% and 30%, for example. Silicon nitride, SiN, can then be selected as the material for the mask layer.
- the mask layer can be in the same epitaxy, ie in situ as the nitride semiconductor layers are rank ⁇ eliminated. In this embodiment, therefore, a SiN layer on a first nitride semiconductor layer is ⁇ deposited in situ.
- the SiN mask layer covering said first nitride semi ⁇ conductor layer is not completely, but for example at least 70% and at most 90%.
- an aluminum-containing nitride semi ⁇ conductor layer for example an AlGaN layer having a hö ⁇ heren aluminum concentration than the first nitride semi ⁇ conductor layer is deposited.
- islands of the second nitridic semiconductor layer then form.
- the mask layer is removed before the removal of the part of the first nitridic semiconductor layer.
- the mask layer can be removed by the same method as the first nitridic semiconductor layer. If it is in the process, for example, an etching method, it is possible to ⁇ next be removed, the mask layer, and subsequently the exposed ERS te nitride semiconductor layer.
- the second nitridic semiconductor layer is then not removed at all or less quickly in this etching process, so that at least least one residue of the second nitride semiconductor layer remains ⁇ ver.
- the method may alternatively or additionally occur during growth of the two ⁇ th nitride semiconductor layer cracks in the second nit ⁇ ridischen semiconductor layer forming the openings in the second nitride semiconductor layer.
- Man ⁇ che of the openings or all openings extend completely from the side facing away from the first nitridic semiconductor layer side of the second nitridic semiconductor layer through the second nitridic semiconductor layer to the first nitridic semiconductor layer.
- a high-aluminum-containing second nitride semiconductor ⁇ layer may be deposited in place of the mask layer, or in addition to the mask layer.
- this highly aluminum-containing layer may also be an A1N layer.
- the first nitride semiconductor layer which has a lower aluminum concentration and is formed, for example, with GaN
- cracks which form the openings in the second nitridic semiconductor layer, are produced after a few nanometers of layer thickness of the second nitridic semiconductor layer.
- the first nitridic semiconductor layer for example, for process gases, which can be used for an etch, accessible.
- the removal of at least a portion of the first nitridic semiconductor layer is carried out by increasing the hydrogen flow, wherein the removal of the first nitridic semiconductor layer due to a chemical reaction between the hydrogen and the material of the first nitridic semiconductor layer. That is, the first nitride semiconductor layer is etched for example by H2 ⁇ gas. The removal can take place in this way in the same process chamber as the growth of the nitridic semiconductor layers.
- the temperature in the process chamber and / or lower the nitrogen flow in the process chamber it is possible to increase the temperature in the process chamber and / or lower the nitrogen flow in the process chamber. For example, this can be achieved by reducing the NH flow. With these measures, the dissolution of the first nitridic semiconductor layer can be accelerated. Furthermore, materials such as SiH4 or HCl can be used.
- layer to remove the first nitride semiconductor is a H2 ⁇ rich atmosphere in the process chamber, such as an MOVPE process chamber is generated.
- the first nitridic semiconductor layer has an aluminum concentration which is lower than the second nitridic semiconductor layer. Namely, as the aluminum concentration increases, a nitridic semiconductor layer is etched progressively more slowly.
- the etchant hydrogen so underetched the second nitridi ⁇ specific semiconductor layer.
- the etch selectivity between a first nitride semiconductor layer with a lower aluminum concentration, which is formed, for example, with GaN or consists of GaN, to the second nitridic semiconductor layer with a larger aluminum concentration is sufficient to produce several hundred nanometers of layer thickness of the first nitridic semiconducting layer. conductor layer by etching to remove.
- the structures grown before removal from the material of the second nitridic semiconductor layer are etched substantially below ⁇ , so that in a plan view little or no change in the second nitridic semiconductor layer is detectable.
- half ⁇ takes place depositing of the Third th nitride semiconductor layer, whereby the holes and trenches in the material of the second nitride semiconductor layer ieren koales z.
- the method of the third nitride semiconductor layer includes an opening provided to the radiation ⁇ generation or for radiation detection active Zo ⁇ ne, that is, after removal of a portion of the first nit ⁇ ridischen semiconductor layer, a third nitride semiconductor layer grown in this embodiment, the part an optoelectronic semiconductor device may be.
- the optoelectronic semi ⁇ conductor component is a light emitting diode, a laser diode or a photodiode.
- the cavities, so the gas inlet ⁇ connections between the second nitride semiconductor layer and the growth substrate can be used optically in such a case in particular ⁇ sondere.
- the optoelectronic semiconductor component may comprise a semiconductor layer sequence which has been produced by a method described here. That is, all the features disclosed for the method are also disclosed and reversed for the optoelectronic semiconductor component .
- the optoelectronic component comprises the growth substrate with the growth surface on the growth side.
- the optoelectronic Aufwachsseite semiconducting ⁇ terbauteil comprises the first nitride semiconductor layer.
- the second nitridic semiconducting ⁇ conductor layer is arranged on the side facing away from the growth substrate side of the first nitridi- see semiconductor layer.
- the third nitridic semiconductor ⁇ layer is arranged.
- the second nitridic semiconductor layer in this case has at least one opening which is covered by the third nitridic semiconductor layer and / or at least locally filled.
- the optoelectronic semiconductor device is arranged at least one cavity between the growth surface and the second nitride semiconductor layer which is filled with a gas
- the third nitride semiconductor layer includes an opening provided to Strahlungser ⁇ generation or for radiation detection active zone.
- the cavities are provided between the growth surface of the substrate on ⁇ monitored and the subsequent semiconductor material, wherein ⁇ play, the second and / or third nitride semiconductor layer is present, in which gas is ⁇ is closed.
- the cavities may be limited for example by Ma ⁇ TERIAL of the growth substrate and / or material of the nitridi ⁇ 's semiconductor layers.
- the size of the activities can Kavi ⁇ this case be of longer in length at least 1 pm o-.
- the size of the cavity may be on average at least 10 nm, preferably at least 100 nm, for example at least 1 ⁇ m.
- the optoelectronic semiconductor ⁇ component comprises a growth substrate having a growth surface on ei ⁇ ner embarkwachsseite, a first nitride semiconductor layer on the Aufwachsseite, a second nitride semiconductor ⁇ layer on the side remote from the growth substrate side of the first nitride semiconductor layer, a third nitridi ⁇ specific semiconductor layer on the side opposite the first nitride semi ⁇ conductor layer side of the second nitride semiconductor layer, wherein the second nitride semiconductor ⁇ layer has at least one opening which is covered by the third nitride semiconductor layer between the growth surface and at least one of the nitride semi- ⁇ conductor layers at least one cavity is arranged, which is filled with a gas, and the third nitride semi-conductive layer a ⁇ for generating radiation or radiative detection SHEET IFRS ene active layer comprises.
- the optoelectronic semiconductor component is in operation, he testified ⁇ in the active zone or optically influenced in the active zone to be detected electromag netic ⁇ radiation from the cavity.
- the radiation passes through the cavity.
- the electro-magnetic radiation ⁇ can, for example optically scattered in or at the edge of the cavity and / or optically broken ⁇ the.
- a probability of occurrence for an active in the zone to electromagnetic radiation de- tektierende increase by the probability of total reflection, for example, at the exit of radiation from the semiconductor component ⁇ play is reduced at ⁇ .
- An optoelectronic semiconductor device described herein is inter alia based on the idea that by providing the gas-filled cavities to the USAGE ⁇ dung of prestructured Aufwachssubstraten in which the growth surface has a structuring omitted who can ⁇ .
- These substrates may, for example, be so-called patterned sapphire substrates (PSS), ie structured sapphire substrates.
- PSS patterned sapphire substrates
- growing up on a pre-structured growth surface of a substrate makes the difference for growing on a flat, unstruk ⁇ tured growth surface other epitaxy necessary.
- nitridic semiconductor layers can be present with Processes are grown, which are used for flat, unstructured growth surfaces of growth substrates. In this way, an optoelectronic semiconductor device, which has increased efficiency due to the cavities and their optical effect, can be produced more cheaply than conventionally.
- the optoelectronic semiconductor component may also have a radiation-transmissive growth substrate.
- the optoelectronic component is a radiation-emitting component such as a light emitting diode
- the optoelectronic device may constitute a so-called volume emitter, in which, for example, Wenig ⁇ least 20%, especially at least 30% of the emitted electromagnetic radiation, this by side surfaces of the
- Such optoelectronic semicon ⁇ conductor components are particularly well suited for use in general lighting. It is also mög ⁇ Lich, that the electromagnetic radiation largely due to the growth substrate side facing away from the exits.
- the growth substrate remains in the component and is not detached.
- the second nitride semiconductor layer ⁇ in a projection onto the growth surface a large ⁇ ßere cover the growth surface than the first nitridi- see semiconductor layer. That is, the amount of material removed in the manufacturing process of the first nitridi ⁇ 's semiconductor layer that only a small proportion of In ⁇ monitored area, such as at most 50%, in particular at most 30%, are covered with material of the first nitridic semiconducting ⁇ conductor layer.
- the cover may be greater with a material of the second nitride semiconductor layer in projection on the growth surface and beispiels- example at least 35%, preferably at least 55%, Wenig ⁇ least 75%, at least 95%, up to at least 99%.
- the growth surface of the Aufwachssub- strats is unstructured, that is within the manufacturing tolerance ⁇ is a growth substrate is provided having a flat growth surface.
- the growth surface can run within the production tolerance parallel to the main extension direction of the growth substrate. However, it is also possible that the growth surface is stepped and runs obliquely to the main extension plane of the growth substrate.
- a first method step of a method described here is explained in greater detail on the basis of a schematic sectional illustration.
- a Aufwachssub ⁇ strat is first provided, which is a sapphire substrate, the sapphire is formed with or consists of sapphire.
- the growth substrate 50 has a growth surface 51 made of sapphire.
- the growth area 51 is preferably unstructured, that is to say, it has, for example, no irregular or irregularly arranged elevations and depressions, but is smooth in the context of manufacturing tolerance, in some areas roughness up to 100 nm are possible.
- the growth surface 51 is arranged on a growth side 50a of the growth substrate 50.
- the ers ⁇ te nitride semiconductor layer 10 is deposited directly on the growth surface 51.
- the first nitridic semiconductor layer 10 comprises a plurality of layers and has, for example, a thickness between at least 10 nm and at most 2000 nm.
- the first nitride semi ⁇ conductor layer is formed, for example, Al x x InyGa__ _yN.
- the aluminum concentration x is preferably at most 20%.
- a mask layer 40 is applied to the growth substrate 50 facing away from the top of the ers ⁇ th nitride semiconductor layer 10, which in the present gebil ⁇ det with SiN and / or SiGan or is made of SiN or SiGan, for example SiGan sawn.
- the mask layer has, for example, a thickness of at most 50 nm, in particular at most 10 nm.
- the mask layer is formed by a monolayer material with uncovered areas.
- the mask layer does not completely cover the first nitridic semiconductor layer 10, but at least 70% and at most 90%.
- the mask layer 40 has openings to toward the first nit ⁇ ridischen semiconductor layer, which have a diameter of, for example, at least 100 nm and at most 1000 nm ⁇ .
- a second nitridi ⁇ cal semiconductor layer 20 is deposited on the mask layer 40 and the first nitridic semiconductor layer 10.
- the second nitride semiconductor layer is formed for example with Al x Ga__ x N, wherein the aluminum concentration x is for example at least 1.5% and more, for example, maximum period of 10% more than in the first nitride semiconductor layer ⁇ .
- the second nitride semiconductor layer is selectively grown, preferably on the first nitride semi ⁇ conductor layer 10 and not on the mask layer 40.
- islands are formed from the material of the second nitride semiconductor layer 20, between which openings 21 of the second nitridic semiconductor layer 20 are formed.
- the distance between adjacent islands is directly ⁇ be made of material of the second nitride semiconductor layer 20 between half ⁇ at least 10 nm and at most 500 nm.
- the second nitride semiconductor layer has a surface on its Deckflä ⁇ the first nitride semiconductor layer 10 from ⁇ side facing, for example, runs parallel to the crys- tallografischen C-plane.
- Islands of the material of the second nitride semiconductor layer ⁇ 20 are obliquely arranged ⁇ to the crystallographic C-plane. There, the aluminum concentration is smaller than at the top surface 22.
- FIG. 1B shows SEM photographs from an angle of 45 ° and in the plan view of the islands of material of the second semiconductor layer sequence 20. Between these islands, the mask layer 40 or the first nitridic semiconductor layer 10 can be seen.
- a back etching of the material of the first nitridic semi-precious material takes place.
- conductor layer 10 under a hydrogen atmosphere.
- the material of the first nitride semiconductor layer is removed stel ⁇ lenweise 10, whereby cavities are formed below the 60 th two ⁇ nitride semiconductor layer twentieth
- the result is a semiconductor layer sequence, wherein the interim ⁇ rule the growth substrate 50 and the material of the semi-conductor layers ⁇ cavities 60 are formed which are filled with a gas.
- an optoelectronic semicon ⁇ conductor component described here is explained in more detail.
- a radiation-generating semiconductor device wherein in the active zone 31 of the third nitride semiconductor is ⁇ layer 30 of electromagnetic radiation, such as light 32, is generated.
- the cavities 60 for example at the edge of the cavities 60, undergo total reflection and / or scattering of the light 32 due to the refractive index jump and / or the rough structure of the edge of the cavities 60. In this way, the cavities 60 can be considered as act optical structuring, which increase the efficiency of the opto-electronic semiconductor device.
- a growth substrate 50 having a growth surface 51 is provided on a growth side 50a.
- the growth substrate may be, for example, a sapphire substrate or a silicon substrate.
- the first nitride semi ⁇ conductor layer 10 is deposited on the growth surface 50th
- the first nitride semi ⁇ conductor layer 10 may be formed for example with Al x InyGa__ _yN x Ge, wherein the aluminum concentration is for example at most 20%.
- At the growth substrate 50 pick ⁇ facing side of the first nitride semiconductor layer 10 followed by the second nitride semiconductor layer 20.
- the second nitride semiconductor layer 20 is formed, for example, AlGaN or A1N and has a higher Aluminiumkonzentrati ⁇ on than the underlying first nitride semiconductor ⁇ layer.
- the aluminum concentration in the second nitride semiconductor layer in the present example from ⁇ guide also more than 25%, in particular more than 50%, for example 100%, respectively.
- the second nitride semiconductor layer 20 can for example have a smaller Git ⁇ terkonstante than the first nitride semiconductor layer 10th
- the layer thickness of the second nitride semi ⁇ conductor layer is for example between at least 5 nm and at most 100 nm.
- the underlying ers ⁇ th nitridic semiconductor layer 10 is selectively etched by the ⁇ ff ⁇ openings 21, which are formed by the cracks in the second nitridic semiconductor layer 20. This results in cavities 60, which are delimited, for example, by the material of the first nitridic semiconductor layer 10 and the material of the second nitridic semiconductor layer 20.
- the third NIT ridische semiconductor layer 30 is deposited side of the second nitridi ⁇ 's semiconductor layer 20 on the first nitride semiconductor layer 10 facing away.
- the third nitridi ⁇ cal semiconductor layer 30 covers the openings 21 in the second nitridic semiconductor layer 20.
- the third nitridic semiconductor layer 30 is, for example, with
- the third nitridic semiconductor layer 30 may be constructed at least in places identically to the first nitridic semiconductor layer 10. Furthermore, the third nitridic semiconductor layer 30 can comprise an active zone 31 in which, for example, electromagnetic radiation is generated or detected during operation.
- FIG. 4 shows a sectional view corresponding to a TEM image of such a semiconductor layer sequence with a first nitride semiconductor layer 10, a second nit ⁇ ridischen semiconductor layer 20 and a third nitride semiconductor layer 30th
- a crack in the second nitride semiconductor layer is 20 to recognize that forms an opening 21 in the second nitride semiconductor layer 20 which extends completely through the second nitridi ⁇ specific semiconductor layer 20.
- the cavity 60 is formed by etching with hydrogen gas.
- the etch rate is greater, the smaller the aluminum content in the first nitridic semiconductor ⁇ layer 10 is.
- the mask layer formed for example with silicon nitride thereby influencing the formation of defects in the semiconductor layers, which is usually done by the masks ⁇ layer is prevented.
- the cavities 60 described here increase the rate of light extraction in the case of radiation-generating semiconductor components.
- the cavities can be seen as bright dots in the luminescent ⁇ field.
- the density of the cavities 60 can be adjusted by adjusting the growth conditions of the second rule nitridi ⁇ semiconductor layer twentieth
- the density of the openings 21 and thus the density of the cavities 60 can be increased by increasing the time for which the material of the second nitridic layer 20 is deposited.
- the size of the cavities for example their maximum diameter, can be adjusted by the etching time, the ratio of H2 to N2, the amount of NH3 and / or the temperature and / or the pressure in the process chamber.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Light Receiving Elements (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016553902A JP6328258B2 (ja) | 2014-02-25 | 2015-02-24 | 半導体層積層体を製造するための方法およびオプトエレクトロニクス半導体部品 |
US15/120,552 US9761755B2 (en) | 2014-02-25 | 2015-02-24 | Method of producing a semiconductor layer sequence and an optoelectronic semiconductor component |
CN201580010404.1A CN106030831B (zh) | 2014-02-25 | 2015-02-24 | 用于制造半导体层序列的方法和光电子半导体器件 |
DE112015000958.2T DE112015000958A5 (de) | 2014-02-25 | 2015-02-24 | Verfahren zur Herstellung einer Halbleiterschichtenfolge und optoelektronisches Halbleiterbauteil |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014102461.3A DE102014102461A1 (de) | 2014-02-25 | 2014-02-25 | Verfahren zur Herstellung einer Halbleiterschichtenfolge und optoelektronisches Halbleiterbauteil |
DE102014102461.3 | 2014-02-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015128319A1 true WO2015128319A1 (de) | 2015-09-03 |
Family
ID=52596473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2015/053818 WO2015128319A1 (de) | 2014-02-25 | 2015-02-24 | Verfahren zur herstellung einer halbleiterschichtenfolge und optoelektronisches halbleiterbauteil |
Country Status (5)
Country | Link |
---|---|
US (1) | US9761755B2 (de) |
JP (1) | JP6328258B2 (de) |
CN (1) | CN106030831B (de) |
DE (2) | DE102014102461A1 (de) |
WO (1) | WO2015128319A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018110174A (ja) * | 2016-12-28 | 2018-07-12 | 豊田合成株式会社 | 半導体構造体および半導体素子 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180372872A1 (en) * | 2017-06-23 | 2018-12-27 | Kabushiki Kaisha Toshiba | Photodetector, method of manufacturing photodetector, and lidar apparatus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2287924A2 (de) * | 2009-08-17 | 2011-02-23 | Samsung Electronics Co., Ltd. | Substratstrukturen und Herstellungsverfahren dafür |
US20110266552A1 (en) * | 2010-04-29 | 2011-11-03 | Advanced Optoelectronic Technology, Inc. | Light emitting element and manufacturing method thereof |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6091085A (en) | 1998-02-19 | 2000-07-18 | Agilent Technologies, Inc. | GaN LEDs with improved output coupling efficiency |
JP3471700B2 (ja) * | 1999-03-17 | 2003-12-02 | 三菱電線工業株式会社 | 半導体基材 |
TWI292227B (en) | 2000-05-26 | 2008-01-01 | Osram Opto Semiconductors Gmbh | Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan |
JP3589200B2 (ja) * | 2000-06-19 | 2004-11-17 | 日亜化学工業株式会社 | 窒化物半導体基板及びその製造方法、並びにその窒化物半導体基板を用いた窒化物半導体素子 |
JP2003258297A (ja) * | 2002-02-27 | 2003-09-12 | Shiro Sakai | 窒化ガリウム系化合物半導体装置 |
US6888170B2 (en) * | 2002-03-15 | 2005-05-03 | Cornell Research Foundation, Inc. | Highly doped III-nitride semiconductors |
JP4223797B2 (ja) * | 2002-12-19 | 2009-02-12 | 株式会社東芝 | 窒化物系半導体発光素子およびその製造方法 |
JP2008041841A (ja) * | 2006-08-03 | 2008-02-21 | Sharp Corp | 半導体発光装置および半導体発光装置の製造方法 |
EP2078105B1 (de) * | 2006-10-08 | 2017-11-22 | Soraa, Inc. | Verfahren zur herstellung von nitridkristallen |
TW200929593A (en) * | 2007-12-20 | 2009-07-01 | Nat Univ Tsing Hua | Light source with reflective pattern structure |
KR101020961B1 (ko) * | 2008-05-02 | 2011-03-09 | 엘지이노텍 주식회사 | 반도체 발광소자 및 그 제조방법 |
JP5330040B2 (ja) * | 2009-03-17 | 2013-10-30 | 株式会社東芝 | 半導体素子、半導体装置、半導体ウェーハ及び半導体結晶の成長方法 |
TWI487141B (zh) * | 2009-07-15 | 2015-06-01 | Advanced Optoelectronic Tech | 提高光萃取效率之半導體光電結構及其製造方法 |
KR101253198B1 (ko) * | 2011-07-05 | 2013-04-10 | 엘지전자 주식회사 | 무분극 이종 기판, 이를 이용한 질화물계 발광 소자 및 그 제조방법 |
TWI460885B (zh) * | 2011-12-09 | 2014-11-11 | Univ Nat Chiao Tung | 具有空氣介質層之半導體光電元件及空氣介質層之製作方法 |
JP5460751B2 (ja) * | 2012-01-16 | 2014-04-02 | 株式会社東芝 | 半導体装置 |
TWI474510B (zh) * | 2012-07-06 | 2015-02-21 | 隆達電子股份有限公司 | 具有孔隙之磊晶結構及其成長方法 |
-
2014
- 2014-02-25 DE DE102014102461.3A patent/DE102014102461A1/de not_active Withdrawn
-
2015
- 2015-02-24 WO PCT/EP2015/053818 patent/WO2015128319A1/de active Application Filing
- 2015-02-24 CN CN201580010404.1A patent/CN106030831B/zh not_active Expired - Fee Related
- 2015-02-24 DE DE112015000958.2T patent/DE112015000958A5/de not_active Withdrawn
- 2015-02-24 JP JP2016553902A patent/JP6328258B2/ja not_active Expired - Fee Related
- 2015-02-24 US US15/120,552 patent/US9761755B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2287924A2 (de) * | 2009-08-17 | 2011-02-23 | Samsung Electronics Co., Ltd. | Substratstrukturen und Herstellungsverfahren dafür |
US20110266552A1 (en) * | 2010-04-29 | 2011-11-03 | Advanced Optoelectronic Technology, Inc. | Light emitting element and manufacturing method thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018110174A (ja) * | 2016-12-28 | 2018-07-12 | 豊田合成株式会社 | 半導体構造体および半導体素子 |
Also Published As
Publication number | Publication date |
---|---|
US20170012165A1 (en) | 2017-01-12 |
DE102014102461A1 (de) | 2015-08-27 |
JP2017510984A (ja) | 2017-04-13 |
US9761755B2 (en) | 2017-09-12 |
JP6328258B2 (ja) | 2018-05-23 |
CN106030831A (zh) | 2016-10-12 |
DE112015000958A5 (de) | 2016-11-03 |
CN106030831B (zh) | 2018-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1920469B1 (de) | Verfahren zum lateralen zertrennen eines halbleiterwafers und optoelektronisches bauelement | |
EP1901357A2 (de) | Optoelektronischer Halbleiterchip | |
EP1807879B1 (de) | Optoelektronischer Dünnfilmchip | |
WO2010051790A1 (de) | Verfahren zur herstellung eines strahlung emittierenden dünnschichtbauelements und strahlung emittierendes dünnschichtbauelement | |
DE102011012925A1 (de) | Verfahren zur Herstellung eines optoelektronischen Halbleiterchips | |
DE102015104665A1 (de) | Optoelektronischer Halbleiterkörper und Verfahren zur Herstellung eines optoelektronischen Halbleiterkörpers | |
DE102010048617A1 (de) | Verfahren zur Herstellung einer Halbleiterschichtenfolge, strahlungsemittierender Halbleiterchip und optoelektronisches Bauteil | |
DE102009059887A1 (de) | Optoelektronischer Halbleiterchip | |
WO2012116978A1 (de) | Verfahren zur herstellung eines dünnfilm-halbleiterkörpers und dünnfilm-halbleiterkörper | |
DE10229231B9 (de) | Verfahren zum Herstellen eines Strahlung emittierenden und/oder empfangenden Halbleiterchips mit einer Strahlungsein- und/oder -auskoppel-Mikrostruktur | |
DE102009060749B4 (de) | Optoelektronischer Halbleiterchip | |
EP1665398B1 (de) | Strahlungsemittierender dünnschicht-halbleiterchip | |
WO2015128319A1 (de) | Verfahren zur herstellung einer halbleiterschichtenfolge und optoelektronisches halbleiterbauteil | |
WO2015169554A1 (de) | Verfahren zur herstellung einer halbleiterschichtenfolge | |
WO2020035498A1 (de) | Optoelektronischer halbleiterchip und verfahren zur herstellung eines optoelektronischen halbleiterchips | |
WO2017129446A1 (de) | Konversionselement und strahlungsemittierendes halbleiterbauelement mit einem solchen konversionselement | |
WO2018149666A1 (de) | Verfahren zur herstellung einer vielzahl von optoelektronischen bauelementen und optoelektronisches bauelement | |
WO2020182545A1 (de) | Optoelektronischer halbleiterchip und verfahren zum herstellen eines optoelektronischen halbleiterchips | |
WO2016078986A1 (de) | Verfahren zur herstellung eines optoelektronischen halbleiterchips und optoelektronischer halbleiterchip | |
EP1649497B1 (de) | Verfahren zur herstellung einer vielzahl von optoelektronischen halbleiterchips und optoelektronischer halbleiterchip | |
WO2016050432A1 (de) | Verfahren zur herstellung einer vielzahl von halbleiterchips und halbleiterchip | |
DE102005056604A1 (de) | Optoelektronischer Halbleiterkörper und Verfahren zur Herstellung eines solchen | |
DE102021134107A1 (de) | Verfahren zum herstellen von mikro-halbleiter-leuchtdioden-strukturen und halbleiter-leuchtdiode | |
DE102021107019A1 (de) | Verfahren zur herstellung einer halbleiterschichtenfolge und halbleiterschichtenfolge | |
EP1649498B1 (de) | Verfahren zur herstellung einer vielzahl von optoelektronischen halbleiterchips und optoelektronischer halbleiterchip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15707087 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15120552 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2016553902 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112015000958 Country of ref document: DE |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: R225 Ref document number: 112015000958 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15707087 Country of ref document: EP Kind code of ref document: A1 |