WO2014155624A1 - Semiconductor-wafer manufacturing method and semiconductor wafer - Google Patents
Semiconductor-wafer manufacturing method and semiconductor wafer Download PDFInfo
- Publication number
- WO2014155624A1 WO2014155624A1 PCT/JP2013/059364 JP2013059364W WO2014155624A1 WO 2014155624 A1 WO2014155624 A1 WO 2014155624A1 JP 2013059364 W JP2013059364 W JP 2013059364W WO 2014155624 A1 WO2014155624 A1 WO 2014155624A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor wafer
- abrasive
- acid
- manufacturing
- abrasive grains
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 111
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 26
- 238000000034 method Methods 0.000 claims abstract description 174
- 239000006061 abrasive grain Substances 0.000 claims abstract description 52
- 239000002253 acid Substances 0.000 claims abstract description 31
- 239000002002 slurry Substances 0.000 claims abstract description 24
- 238000001035 drying Methods 0.000 claims abstract description 23
- 239000007788 liquid Substances 0.000 claims abstract description 13
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 10
- 238000004140 cleaning Methods 0.000 claims description 30
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 14
- 238000005520 cutting process Methods 0.000 claims description 12
- 239000002245 particle Substances 0.000 claims description 11
- 238000005406 washing Methods 0.000 claims description 10
- 238000005507 spraying Methods 0.000 claims description 5
- 239000002904 solvent Substances 0.000 claims description 3
- 238000005530 etching Methods 0.000 abstract description 37
- 235000012431 wafers Nutrition 0.000 description 122
- 238000005422 blasting Methods 0.000 description 46
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 37
- 230000000052 comparative effect Effects 0.000 description 16
- 230000000694 effects Effects 0.000 description 13
- 239000000243 solution Substances 0.000 description 10
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 8
- 239000012670 alkaline solution Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 4
- 239000000428 dust Substances 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 230000003746 surface roughness Effects 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000003513 alkali Substances 0.000 description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 3
- 239000002826 coolant Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000012790 confirmation Methods 0.000 description 2
- 229910003460 diamond Inorganic materials 0.000 description 2
- 239000010432 diamond Substances 0.000 description 2
- JVTAAEKCZFNVCJ-UHFFFAOYSA-N lactic acid Chemical compound CC(O)C(O)=O JVTAAEKCZFNVCJ-UHFFFAOYSA-N 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 239000004094 surface-active agent Substances 0.000 description 2
- 239000002699 waste material Substances 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000677 High-carbon steel Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 238000005219 brazing Methods 0.000 description 1
- 150000001735 carboxylic acids Chemical class 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 229920006332 epoxy adhesive Polymers 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000004310 lactic acid Substances 0.000 description 1
- 235000014655 lactic acid Nutrition 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/546—Polycrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to a method of manufacturing a semiconductor wafer that is etched with an acid for texture formation, and the semiconductor wafer.
- Semiconductor wafers for solar cells are shipped through a slicing process for cutting a semiconductor wafer from a polycrystalline silicon ingot, a peeling process for peeling the semiconductor wafer from the support plate, and a final cleaning process for removing dirt and dust from the semiconductor wafer. Etched by battery manufacturer.
- the free abrasive grain method is a method of cutting a semiconductor wafer by rubbing a slurry, which is a mixture of liquid and abrasive grains, onto a polycrystalline silicon ingot using a wire saw.
- the semiconductor wafer is cut out while the abrasive grains contained in the slurry break the polycrystalline silicon ingot.
- the fixed abrasive method is a method of cutting a semiconductor wafer by pressing a wire saw formed by dispersing and fixing abrasive grains on a core wire against a polycrystalline silicon ingot.
- the slicing process by the fixed abrasive method is to cut a semiconductor wafer while chopping a polycrystalline silicon ingot. Therefore, in the fixed abrasive method, there are few layers that become chips compared to the free abrasive method, and many semiconductor wafers can be cut out from one polycrystalline silicon ingot, and cracks and the like are generated. There is an advantage that the semiconductor wafer can be cut out thinly.
- Etching is a process of forming uneven texture on the surface of the semiconductor wafer. If the surface of the semiconductor wafer is flat, part of the incident light is reflected and cannot be converted into current. For this reason, solar cell manufacturers have provided irregularities called textures on the surface, giving them the opportunity to re-enter part of the reflected light on the semiconductor wafer multiple times, reducing the surface reflectance, and thus the performance of the solar cell. Has improved.
- etching treatment examples thereof include an alkali etching treatment and an acid etching treatment.
- alkali is to add isopropyl alcohol into an alkaline solution of KOH or NAOH and immerse one or both sides of a semiconductor wafer in the alkaline solution for several minutes.
- a typical example of the etching process using an acid is one in which one or both sides of a semiconductor wafer are immersed in an acid solution containing hydrofluoric acid or nitric acid as a main component for about 1 to 2 minutes.
- the fixed abrasive method is more advantageous than the free abrasive method in terms of production cost, and the practical use of the fixed abrasive method is expected.
- an acid etching process is performed, a uniform texture cannot be formed on a semiconductor wafer sliced by a fixed abrasive method.
- the present invention has been proposed in order to solve the above-described problems of the prior art, and while the semiconductor wafer is cut out by a fixed abrasive method, the entire surface of the semiconductor wafer is textured even in an etching process using an acid. It is an object of the present invention to provide a manufacturing method capable of forming a semiconductor wafer and a semiconductor wafer by the manufacturing method.
- the present inventors have thought that the texture formed by the etching treatment with acid is greatly influenced by the damaged layer existing on the semiconductor wafer before the etching treatment.
- Etching with acid is considered to be a method for removing only the damaged layer, and the shape of the damaged layer formed in as-slice (no processing after slicing) is similar to that of the texture. Because it is.
- the damaged layer is a concavo-convex layer formed on the surface of the semiconductor wafer and is generated in the slicing process.
- the entire surface of the semiconductor wafer is formed with unevenness in advance before the etching process.
- the surface of the semiconductor wafer becomes a smooth surface cut with a knife, so that the uneven layer is incompletely formed.
- Slicing step of fixed abrasive method that cuts out the semiconductor wafer by cutting a crystalline ingot with a core wire in which abrasive particles are dispersed and fixed on the surface.
- the semiconductor A wet blast type damage layer forming step for forming a damaged layer on the semiconductor wafer by spraying a slurry of liquid and abrasive grains onto at least one surface of the wafer.
- washing with water A drying step of drying the semiconductor wafer through cleaning.
- a finish cleaning process using a solvent for the semiconductor wafer may be omitted between the damaged layer forming process and the drying process. This is because the cleaning effect by the wet blasting process appears by combining the slicing process by the fixed abrasive method and the damaged layer forming process by the wet blasting process.
- the texture unevenness density and the damage layer depth can be controlled by the grain size of the abrasive grains used in the wet blasting process. It was. That is, in this damage layer forming step, the particle size of the abrasive grains contained in the slurry can be changed according to the target uneven density of the texture. In the damage layer forming step, the grain size of the abrasive grains contained in the slurry can be changed according to the depth of the damage layer to be formed.
- a second aspect according to the present invention is a semiconductor wafer before being etched with an acid to form irregularities on the surface, which is a fixed abrasive that cuts a crystalline ingot with a core wire having abrasive grains fixed on the surface. It is characterized in that a damage layer is formed on the surface by being cut out by a grain method, and after being cut out, a slurry of liquid and abrasive grains is sprayed on at least one surface by a wet blast method.
- a damaged layer can be formed on the entire surface even when a semiconductor wafer is cut out by a fixed abrasive method, and a texture can be formed even if an etching process with an acid is performed. Therefore, many semiconductor wafers can be cut out from one crystalline ingot as compared with the free abrasive grain method, and the manufacturing cost of the semiconductor wafer for solar cells can be reduced.
- FIG. 2 is a photograph showing observation results after wet blasting treatment under conditions 1 and 2 of Example 1.
- FIG. It is a photograph which shows the observation result of the case where wet blasting is performed under Condition 1 and Comparative Example 1.
- FIG. 1 is a flowchart showing a semiconductor wafer manufacturing process.
- the semiconductor wafer is for solar cells, and is manufactured by cutting out a crystalline ingot.
- the crystalline ingot is, for example, a polycrystalline silicon ingot.
- the manufacturing process is as follows. That is, as shown in FIG. 1, a semiconductor wafer is sliced from a crystalline ingot (step S01), a peeling step (step S02) for peeling the cut semiconductor wafer, and a damage layer on the surface of the semiconductor wafer.
- the damaged layer forming step (step S03) for forming the semiconductor wafer and the drying step (step S04) for drying the semiconductor wafer through washing with water are sequentially manufactured.
- the semiconductor wafer that has undergone this process is shipped to a solar cell manufacturer through an inspection process that separates good and defective products.
- a solar cell manufacturer In the solar cell manufacturer, an uneven texture is formed on the surface, and further processing for the solar cell is performed.
- the formation of the texture is intended to reduce the surface reflectance.
- the formation of the texture is generally performed by various etching processes. However, in the present manufacturing method of a semiconductor wafer, it is assumed that the etching process with an acid is performed.
- a plurality of semiconductor wafers are cut out from the crystalline ingot by a fixed abrasive method.
- the fixed abrasive method the crystalline ingot is cut with a wire saw made of a core wire in which abrasive particles are dispersed and fixed on the surface.
- FIG. 2 is a schematic diagram showing a fixed abrasive grain slicing process.
- symbol 100 has shown the crystalline ingot.
- a plurality of wire saws 10 are arranged in parallel and can travel between the rotating rollers 11 a and 11 b.
- one side of the crystalline ingot is bonded to the support plate 12.
- a plurality of semiconductor wafers are cut out from the crystalline ingot by moving relative to the traveling wire saw 10 while pressing the crystalline ingot supported by the support plate 12. The crystalline ingot is sliced until the support plate 12 is reached.
- the core wire of the wire saw 10 is desirably a high carbon steel including a metal wire such as iron, nickel, cobalt, chromium, tungsten, molybdenum, copper, titanium, aluminum, and an alloy selected from these, or a piano wire.
- a metal wire such as iron, nickel, cobalt, chromium, tungsten, molybdenum, copper, titanium, aluminum, and an alloy selected from these, or a piano wire.
- abrasive grains can be applied as long as the abrasive grains dispersed and fixed to the core wire can cut silicon.
- the abrasive grains are dispersed and fixed to the core wire using various methods such as a resin bond method, an electrodeposition method, or a brazing method.
- the adhesive that bonds the crystalline ingot and the support plate 12 is not particularly limited, but it is desirable that the adhesive be bonded with an epoxy adhesive.
- FIG. 3 is a schematic diagram showing a peeling process.
- reference numeral 200 indicates a semiconductor wafer.
- the support plate 12 and the semiconductor wafer are immersed in a basket 13 filled with a stripping solution 14 for dissolving the adhesive.
- the stripping solution 14 an aqueous solution in which lactic acid is diluted with water can be used.
- a uniform damaged layer is formed on the entire surface of the semiconductor wafer sliced by the fixed abrasive method after the fixed abrasive method slicing step and before the texture formation by etching using acid. Further, a rough cleaning step may be included between the slicing step and the damaged layer forming step.
- the damage layer is a layer formed by irregularities on the surface of the semiconductor wafer. Forming a uniform damaged layer on the entire surface of the semiconductor wafer means that a damaged layer is formed on one or both sides of the semiconductor wafer, there is no smooth area on the surface, and the unevenness is formed evenly as a whole. is there.
- the surface of the semiconductor wafer is wet blasted.
- the wet blasting process is a process of grinding the surface of the semiconductor wafer by spraying a slurry of liquid and abrasive grains onto the surface of the semiconductor wafer.
- FIG. 4 is a schematic diagram showing the wet blasting process.
- a slurry in which a liquid and abrasive grains are mixed is sprayed from a nozzle 15 with compressed air.
- the width of the nozzle 15 is sufficiently wider than the width of the semiconductor wafer, and the slurry ejected from the nozzle 15 is directed to the surface of the semiconductor wafer.
- the nozzle 15 and the semiconductor wafer can be moved relatively, and the entire surface of the semiconductor wafer is wet-blasted. In this wet blasting process, scanning on the semiconductor wafer by the nozzle 15 may be repeated once or a plurality of times.
- the abrasive used in the wet blasting process is any one of alumina, diamond, CBN, SiC, or a mixture thereof.
- a liquid mixed with abrasive grains water is mainly used, but a surfactant may be contained.
- the mixing ratio of abrasive grains in the slurry is preferably 10 to 30 vol%. In this range, in addition to the damage layer forming effect, the cleaning effect of the semiconductor wafer appears and the finishing cleaning process is not necessary.
- the grain size of the abrasive grains can be changed according to the depth of the target damage layer and the target uneven density of the texture formed by etching.
- the particle size of the abrasive used in this wet blasting process is large, the damage layer becomes deep, in other words, the height difference of the unevenness tends to increase. It was.
- the particle size of the abrasive used in the wet blasting process is large, the uneven density of the texture tends to be improved. There is a tendency for the area of the two irregularities to become smaller and closer.
- drying process In the drying process, the semiconductor wafer is placed in a drying chamber to remove moisture. This drying step is performed after washing with water following the damaged layer forming step. Washing with water is a process of washing away dirt and dust. That is, when wet blasting is performed, a finish cleaning step using ultrasonic waves in a solvent such as an alkali can be omitted.
- the etching process In the etching process, the surface of the semiconductor wafer is exposed to an etching solution. Specifically, while rotating the semiconductor wafer, an etching solution is dropped on the surface, and the etching solution is spread over the entire surface of the semiconductor wafer. A semiconductor wafer may be immersed in an etching solution.
- the etching process is not limited to this, and various methods can be adopted.
- the etchant is an acid and is preferably a hydrofluoric acid solution that is a mixed acid of hydrofluoric acid and nitric acid. For example, phosphoric acid, acetic acid, carboxylic acid, or a surfactant may be added.
- the semiconductor wafer is manufactured as follows and subjected to an etching process with an acid and observed. Went.
- the present invention is not limited to these examples.
- Example 1 A polycrystalline silicon wafer with a wafer thickness of 180 ⁇ m is cut out from the polycrystalline silicon ingot by a fixed abrasive method, and after peeling, the polycrystalline silicon wafer is wet-blasted only on one side under the conditions shown in FIG. did.
- alumina A # 2000 (Mako Co., Ltd., Macorundum, particle size: 6.7 ⁇ m) is mixed with water to produce a slurry having an abrasive concentration of 20 vol%.
- This slurry was sprayed onto the polycrystalline silicon wafer at a compressed air pressure of 0.2 MPa using a wet blasting device (manufactured by Macau Corporation, Sigma, nozzle width: 600 mm).
- the projection distance between the nozzle tip from which the slurry is ejected and the polycrystalline silicon wafer was 20 mm, and the projection angle of the polycrystalline silicon wafer with respect to the slurry injection axis was 90 °.
- the polycrystalline silicon wafer and the nozzle were moved relative to each other at 30 mm / sec, and the slurry was projected onto the entire surface of the polycrystalline silicon wafer.
- the number of scans of the nozzle is one.
- Condition 2 of the wet blasting process is a wet blasting apparatus in which alumina A # 800 (manufactured by Macau Corporation, Macorundum, particle size: 14.0 ⁇ m) and water are mixed to produce a slurry having an abrasive concentration of 20 vol%. (Mako Co., Ltd., Zeta, Nozzle width: 320 mm)
- the surface state of the polycrystalline silicon wafer was observed with a laser microscope (Keyence Corporation, VL-9700) before and after the wet blast treatment and after the etching treatment with acid.
- Comparative Example 1 A polycrystalline silicon wafer having a wafer thickness of 180 ⁇ m is cut out from the polycrystalline silicon ingot by a fixed abrasive grain method, and after performing a peeling process, an etching process using acid under the same conditions as in Example 1 without performing a wet blasting process. Went.
- the depth of the damaged layer was about Ra: 0.387 ⁇ m and Rz: about 5.120 ⁇ m.
- the depth of the damaged layer was about Ra: 0.459 ⁇ m and Rz: 5.934 ⁇ m. Note that the depth of the damaged layer is determined by masking a part of the polycrystalline silicon wafer so that the wet blast process does not reach the area, and measuring the step between the wet blast process and the masked area. It was obtained by doing.
- FIG. 7 and 8 show the observation results after etching with acid for Example 1 and Comparative Example 1.
- FIG. 7 shows the observation results of the case of wet blasting under condition 1 (wet blasting abrasive grain size 6.7 ⁇ m) and Comparative Example 1.
- FIG. 8 shows the condition 2 (wet blasting abrasive grain of It is an observation result of the case of wet blasting with a diameter of 14.0 ⁇ m) and Comparative Example 1.
- Example 7 and 8 it can be seen that the texture is uniformly formed in Example 1 as compared with Comparative Example 1 in which the wet blast treatment was not performed.
- the surface roughness when etching with acid is Ra: 0.423 ⁇ m, Rz: 6.573 ⁇ m.
- the surface roughness is Ra: 0.738 ⁇ m, Rz: 10.173 ⁇ m, and it can be seen that the surface roughness after etching can be controlled by changing the grain size of the abrasive grains used in the wet blast treatment.
- Example 2 After a polycrystalline silicon wafer having a wafer thickness of 180 ⁇ m is cut out from the polycrystalline silicon ingot by a fixed abrasive method and subjected to a peeling process, the polycrystalline silicon wafer is wet-blasted only on one side under conditions 1 and 2 in FIG. Processing was carried out. Then, after washing with water and drying, the surface state of the polycrystalline silicon wafer was visually observed. That is, in order to confirm the cleaning effect by the wet blasting process, the finishing cleaning process was omitted.
- preliminary cleaning, rinsing, alkaline solution cleaning, and rinsing were performed in this order, followed by drying with warm air.
- preliminary cleaning and alkaline solution cleaning a polycrystalline silicon wafer was immersed in an alkaline solution and ultrasonic waves were emitted.
- the alkaline solution used is 0.5-5% by weight NaOH.
- the used ultrasonic waves are 10 to 100 kHz and 100 to 500 W.
- rinsing a polycrystalline silicon wafer was immersed in pure water purified using an RO membrane and irradiated with ultrasonic waves.
- the rinse time is 2-5 minutes.
- drying with warm air the polycrystalline silicon wafer was exposed to 100 ° hot air.
- the drying time with warm air is 2 to 5 minutes.
- Example 2 Comparative Example 2
- Comparative Example 3 Comparative Example 3
- FIG. 9 Even when Example 2 was compared with Comparative Example 2, no difference was found in the surface cleanability.
- a polycrystalline silicon wafer is cut out by the fixed abrasive method, dust adheres to the manufacturing method in which the finishing cleaning process is omitted only for the wet blasting process and the manufacturing method in which the finishing cleaning process is added after the wet blasting process. There was no difference in the degree.
- silicon cutting waste generated in the slicing process, organic coolant residue used in the slicing process, and residue of the stripping liquid used in the detaching process It dried and adhered to the surface of the polycrystalline silicon wafer. That is, the cleaning effect cannot be expected in the drive blast process compared to the wet blast process.
- the method for manufacturing a semiconductor wafer according to the present embodiment is a method for manufacturing a semiconductor wafer before etching with acid for texture formation, and includes the following steps.
- the unevenness density of the texture can be freely designed by changing the particle size of the abrasive grains contained in the slurry, It is possible to freely design the depth of the damaged layer by changing the grain size of the abrasive grains contained in the slurry.
Abstract
Description
(2)前記固定砥粒方式のスライス工程の後、前記半導体ウェハの少なくとも片面に対して液体と砥粒とのスラリを噴射することで、前記半導体ウェハにダメージ層を形成するウェットブラスト方式のダメージ層形成工程
(3)前記ダメージ層形成処理の次に、水洗い洗浄を経て前記半導体ウェハを乾燥させる乾燥工程。 (1) Slicing step of fixed abrasive method that cuts out the semiconductor wafer by cutting a crystalline ingot with a core wire in which abrasive particles are dispersed and fixed on the surface. (2) After the slicing step of the fixed abrasive method, the semiconductor A wet blast type damage layer forming step for forming a damaged layer on the semiconductor wafer by spraying a slurry of liquid and abrasive grains onto at least one surface of the wafer. (3) Next to the damaged layer forming process, washing with water A drying step of drying the semiconductor wafer through cleaning.
スライス工程では、固定砥粒方式により、結晶性インゴットから複数の半導体ウェハを切り出す。固定砥粒方式では、表面に砥粒を分散固定した芯線からなるワイヤーソーによって結晶性インゴットを切削する。 (Slicing process)
In the slicing step, a plurality of semiconductor wafers are cut out from the crystalline ingot by a fixed abrasive method. In the fixed abrasive method, the crystalline ingot is cut with a wire saw made of a core wire in which abrasive particles are dispersed and fixed on the surface.
剥離工程では、結晶性インゴットから切り出された複数の半導体ウェハを支持板12から剥離する。図3は、剥離工程を示す模式図である。図3において、符号200は、半導体ウェハを示している。図3に示すように、支持板12と半導体ウェハは、接着剤を溶解させる剥離液14で満たされたバスケット13内に浸漬される。剥離液14としては、乳酸を水で希釈した水溶液を用いることができる。 (Peeling process)
In the peeling step, the plurality of semiconductor wafers cut out from the crystalline ingot are peeled off from the
ダメージ層形成工程では、固定砥粒方式のスライス工程の後、酸を用いたエッチングによるテクスチャー形成の前に、固定砥粒方式でスライスした半導体ウェハの表面全体に一様なダメージ層を形成する。また、スライス工程とダメージ層形成工程との間には、粗洗浄工程が含まれてもよい。 (Damage layer forming process)
In the damaged layer forming step, a uniform damaged layer is formed on the entire surface of the semiconductor wafer sliced by the fixed abrasive method after the fixed abrasive method slicing step and before the texture formation by etching using acid. Further, a rough cleaning step may be included between the slicing step and the damaged layer forming step.
乾燥工程では、半導体ウェハを乾燥室に入れ、水分を除去する。この乾燥工程は、ダメージ層形成工程の次に水洗いを経た後に実施される。水洗いは、汚れやゴミを洗い流す処理である。すなわち、ウェットブラスト処理を行った場合は、アルカリ等の溶剤中の超音波等を用いた仕上げ洗浄工程を省くことができる。 (Drying process)
In the drying process, the semiconductor wafer is placed in a drying chamber to remove moisture. This drying step is performed after washing with water following the damaged layer forming step. Washing with water is a process of washing away dirt and dust. That is, when wet blasting is performed, a finish cleaning step using ultrasonic waves in a solvent such as an alkali can be omitted.
エッチング工程では、半導体ウェハの表面をエッチング液にさらす。具体的には、半導体ウェハを回転させながら、表面にエッチング液を滴下し、エッチング液を半導体ウェハの表面全体に行き渡らせる。半導体ウェハをエッチング液中に浸漬してもよい。エッチング工程では、これに限定されることなく、各種の方法を採ることができる。エッチング液は、酸であり、フッ酸及び硝酸の混酸であるフッ硝酸溶液が望ましいが、例えばリン酸、酢酸、カルボン酸、又は界面活性剤等を加えても良い。 (Etching process)
In the etching process, the surface of the semiconductor wafer is exposed to an etching solution. Specifically, while rotating the semiconductor wafer, an etching solution is dropped on the surface, and the etching solution is spread over the entire surface of the semiconductor wafer. A semiconductor wafer may be immersed in an etching solution. The etching process is not limited to this, and various methods can be adopted. The etchant is an acid and is preferably a hydrofluoric acid solution that is a mixed acid of hydrofluoric acid and nitric acid. For example, phosphoric acid, acetic acid, carboxylic acid, or a surfactant may be added.
固定砥粒方式のスライス工程及びウェットブラスト処理のダメージ層形成工程を経た半導体ウェハのダメージ層形成の効果を確認すべく、以下のように半導体ウェハを製造し、酸によるエッチング処理を施して、観察を行った。尚、本発明はこれらの実施例に限定されるものではない。 (Confirmation of damage layer formation effect)
In order to confirm the effect of forming the damaged layer of the semiconductor wafer that has undergone the fixed abrasive grain slicing process and the damaged layer forming process of the wet blasting process, the semiconductor wafer is manufactured as follows and subjected to an etching process with an acid and observed. Went. The present invention is not limited to these examples.
多結晶シリコンインゴットから固定砥粒方式により、ウェハ厚みが180μmの多結晶シリコンウェハを切り出し、剥離処理を実施した後、その多結晶シリコンウェハを図5の条件にて片面にのみウェットブラスト処理を実施した。 (Example 1)
A polycrystalline silicon wafer with a wafer thickness of 180 μm is cut out from the polycrystalline silicon ingot by a fixed abrasive method, and after peeling, the polycrystalline silicon wafer is wet-blasted only on one side under the conditions shown in FIG. did.
多結晶シリコンインゴットから固定砥粒方式により、ウェハ厚みが180μmの多結晶シリコンウェハを切り出し、剥離処理を実施した後、ウェットブラスト処理を実施せずに、実施例1と同じ条件で酸によるエッチング処理を行った。 (Comparative Example 1)
A polycrystalline silicon wafer having a wafer thickness of 180 μm is cut out from the polycrystalline silicon ingot by a fixed abrasive grain method, and after performing a peeling process, an etching process using acid under the same conditions as in Example 1 without performing a wet blasting process. Went.
実施例1のウェットブラスト処理前の観察結果と、実施例1の条件1及び2によるウェットブラスト処理後の観察結果を図6に示す。 (result)
The observation results before the wet blast treatment of Example 1 and the observation results after the wet blast treatment according to Conditions 1 and 2 of Example 1 are shown in FIG.
次に、固定砥粒方式のスライス工程及びウェットブラスト処理のダメージ層形成工程を経た半導体ウェハの洗浄効果を確認すべく、以下のように半導体ウェハを製造した。尚、本発明はこれらの実施例に限定されるものではない。 (Confirmation of cleaning effect)
Next, in order to confirm the cleaning effect of the semiconductor wafer that has undergone the fixed abrasive grain slicing step and the damaged layer forming step of wet blasting, a semiconductor wafer was manufactured as follows. The present invention is not limited to these examples.
多結晶シリコンインゴットから固定砥粒方式により、ウェハ厚みが180μmの多結晶シリコンウェハを切り出し、剥離処理を実施した後、その多結晶シリコンウェハを図5の条件1及び2にて片面にのみウェットブラスト処理を実施した。そして、水洗いを経て乾燥処理した後、多結晶シリコンウェハの表面状態を目視により観察した。すなわち、ウェットブラスト処理による洗浄効果を確認するために、仕上げ洗浄工程を省いた。 (Example 2)
After a polycrystalline silicon wafer having a wafer thickness of 180 μm is cut out from the polycrystalline silicon ingot by a fixed abrasive method and subjected to a peeling process, the polycrystalline silicon wafer is wet-blasted only on one side under conditions 1 and 2 in FIG. Processing was carried out. Then, after washing with water and drying, the surface state of the polycrystalline silicon wafer was visually observed. That is, in order to confirm the cleaning effect by the wet blasting process, the finishing cleaning process was omitted.
多結晶シリコンインゴットから固定砥粒方式により、ウェハ厚みが180μmの多結晶シリコンウェハを切り出し、剥離処理を実施した後、その多結晶シリコンウェハを図5の条件1及び2にて片面にのみウェットブラスト処理を実施した。更に、ウェットブラスト処理後に仕上げ洗浄工程を実施し、乾燥処理した後、多結晶シリコンウェハの表面状態を目視により観察した。 (Comparative Example 2)
After a polycrystalline silicon wafer having a wafer thickness of 180 μm is cut out from the polycrystalline silicon ingot by a fixed abrasive method and subjected to a peeling process, the polycrystalline silicon wafer is wet-blasted only on one side under conditions 1 and 2 in FIG. Processing was carried out. Further, after the wet blasting process, a finishing cleaning process was performed, and after the drying process, the surface state of the polycrystalline silicon wafer was visually observed.
多結晶シリコンインゴットから固定砥粒方式により、ウェハ厚みが180μmの多結晶シリコンウェハを切り出し、剥離処理を実施した後、ウェットブラスト処理と仕上げ洗浄工程を施すことなく、水洗いを経て乾燥処理し、その結果を多結晶シリコンウェハの表面状態を目視により観察した。 (Comparative Example 3)
A polycrystalline silicon wafer having a wafer thickness of 180 μm is cut out from the polycrystalline silicon ingot by a fixed abrasive grain method, and after performing a peeling process, it is subjected to a drying process through washing with water without performing a wet blasting process and a final cleaning process. As a result, the surface state of the polycrystalline silicon wafer was visually observed.
実施例2、比較例2、及び比較例3の観察結果を図9に示す。図9に示すように、実施例2と比較例2とを比べても表面の洗浄性に違いが見られなかった。すなわち、固定砥粒方式によって多結晶シリコンウェハを切り出した場合には、ウェットブラスト処理のみとして仕上げ洗浄工程を省いた製造方法と、ウェットブラスト処理後に仕上げ洗浄工程を加えた製造方法とにおいてゴミの付着の程度に違いが見られなかった。 (result)
The observation results of Example 2, Comparative Example 2, and Comparative Example 3 are shown in FIG. As shown in FIG. 9, even when Example 2 was compared with Comparative Example 2, no difference was found in the surface cleanability. In other words, when a polycrystalline silicon wafer is cut out by the fixed abrasive method, dust adheres to the manufacturing method in which the finishing cleaning process is omitted only for the wet blasting process and the manufacturing method in which the finishing cleaning process is added after the wet blasting process. There was no difference in the degree.
以上のように、本実施形態の半導体ウェハの製造方法は、テクスチャー形成のために酸によるエッチングが施される前の半導体ウェハの製造方法であって、以下の工程を含むことを特徴とする。 (effect)
As described above, the method for manufacturing a semiconductor wafer according to the present embodiment is a method for manufacturing a semiconductor wafer before etching with acid for texture formation, and includes the following steps.
(2)固定砥粒方式のスライス工程の後、半導体ウェハの表面に対して液体と砥粒とのスラリを噴射することで、半導体ウェハの表面全体にダメージ層を形成するウェットブラスト方式のダメージ層形成工程
(3)ダメージ層形成処理の次に、前記半導体ウェハを乾燥させる乾燥工程。 (1) Slicing process of a fixed abrasive grain method of cutting a semiconductor wafer by cutting a crystalline ingot with a core wire in which abrasive grains are dispersed and fixed on the surface. (2) After the slicing process of a fixed abrasive grain method, the surface of the semiconductor wafer A wet blast type damaged layer forming step of forming a damaged layer on the entire surface of the semiconductor wafer by spraying a slurry of liquid and abrasive grains on the surface. (3) Next to the damaged layer forming process, Drying process to dry.
11a 回転ローラ
11b 回転ローラ
12 支持板
13 バスケット
14 剥離液
15 ノズル DESCRIPTION OF
Claims (5)
- テクスチャー形成のために酸によるエッチングが施される前の半導体ウェハの製造方法であって、
表面に砥粒を分散固定した芯線によって結晶性インゴットを切削することで、前記半導体ウェハを切り出す固定砥粒方式のスライス工程と、
前記固定砥粒方式のスライス工程の後、前記半導体ウェハの少なくとも片面に対して液体と砥粒とのスラリを噴射することで、前記半導体ウェハにダメージ層を形成するウェットブラスト方式のダメージ層形成工程と、
前記ダメージ層形成処理の次に、水洗い洗浄を経て前記半導体ウェハを乾燥させる乾燥工程と、
を含むこと、
を特徴とする半導体ウェハの製造方法。 A method of manufacturing a semiconductor wafer before being etched with an acid for texture formation,
By cutting the crystalline ingot with a core wire in which abrasive grains are dispersed and fixed on the surface, a fixed abrasive grain slicing step of cutting out the semiconductor wafer;
After the fixed abrasive grain slicing step, a wet blast type damage layer forming step of forming a damage layer on the semiconductor wafer by spraying a slurry of liquid and abrasive grains on at least one surface of the semiconductor wafer When,
Next to the damage layer forming treatment, a drying step of drying the semiconductor wafer through washing with water,
Including,
A method for manufacturing a semiconductor wafer. - 前記ダメージ層形成工程と前記乾燥工程との間には、前記半導体ウェハの溶剤による仕上げ洗浄処理工程が省かれること、
を特徴とする請求項1記載の半導体ウェハの製造方法。 Between the damaged layer forming step and the drying step, a finishing cleaning treatment step with a solvent of the semiconductor wafer is omitted,
The method of manufacturing a semiconductor wafer according to claim 1. - 前記ダメージ層形成工程では、
前記テクスチャーの目的の凹凸密度に応じて前記スラリに含まれる砥粒の粒径を変更すること、
を特徴とする請求項1又は2記載の半導体ウェハの製造方法。 In the damage layer forming step,
Changing the grain size of the abrasive grains contained in the slurry according to the desired uneven density of the texture,
The method of manufacturing a semiconductor wafer according to claim 1 or 2. - 前記ダメージ層形成工程では、
形成しようとする前記ダメージ層の深さに応じて前記スラリに含まれる砥粒の粒径を変更すること、
を特徴とする請求項1乃至3の何れかに記載の半導体ウェハの製造方法。 In the damage layer forming step,
Changing the grain size of the abrasive grains contained in the slurry according to the depth of the damage layer to be formed,
The method for producing a semiconductor wafer according to claim 1, wherein: - 表面に凹凸を形成するために酸によるエッチングが施される前の半導体ウェハであって、
表面に砥粒を固定した芯線によって結晶性インゴットを切削する固定砥粒方式によって切り出され、
切り出された後に、ウェットブラスト方式により少なくとも片面に対して液体と砥粒とのスラリを噴射されることで、表面にダメージ層が形成されること、
を特徴とする半導体ウェハ。 A semiconductor wafer before being etched with an acid to form irregularities on the surface,
It is cut out by a fixed abrasive method that cuts a crystalline ingot with a core wire with abrasive particles fixed on the surface,
After being cut out, a damage layer is formed on the surface by spraying a slurry of liquid and abrasive grains on at least one side by a wet blast method,
A semiconductor wafer characterized by
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/059364 WO2014155624A1 (en) | 2013-03-28 | 2013-03-28 | Semiconductor-wafer manufacturing method and semiconductor wafer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/059364 WO2014155624A1 (en) | 2013-03-28 | 2013-03-28 | Semiconductor-wafer manufacturing method and semiconductor wafer |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014155624A1 true WO2014155624A1 (en) | 2014-10-02 |
Family
ID=51622697
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/059364 WO2014155624A1 (en) | 2013-03-28 | 2013-03-28 | Semiconductor-wafer manufacturing method and semiconductor wafer |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2014155624A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016215142A (en) * | 2015-05-21 | 2016-12-22 | 株式会社ケーブイケー | Faucet |
WO2018162546A1 (en) * | 2017-03-10 | 2018-09-13 | Gebr. Schmid Gmbh | Method for producing textured wafers and roughening spray jet treatment device |
CN114558863A (en) * | 2022-04-29 | 2022-05-31 | 深圳市赛元微电子有限公司 | Be used for chip surface treatment device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011146432A (en) * | 2010-01-12 | 2011-07-28 | Noritake Co Ltd | Method of manufacturing silicon substrate for solar battery |
JP2011222608A (en) * | 2010-04-06 | 2011-11-04 | Okamoto Machine Tool Works Ltd | Grinding method of semiconductor substrate and processing device for grinding semiconductor substrate used in the sam |
JP2011243926A (en) * | 2010-05-21 | 2011-12-01 | Shin Etsu Chem Co Ltd | Solar cell manufacturing method and solar cell |
JP2012227304A (en) * | 2011-04-19 | 2012-11-15 | Hayashi Junyaku Kogyo Kk | Etchant composition and etching method |
-
2013
- 2013-03-28 WO PCT/JP2013/059364 patent/WO2014155624A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011146432A (en) * | 2010-01-12 | 2011-07-28 | Noritake Co Ltd | Method of manufacturing silicon substrate for solar battery |
JP2011222608A (en) * | 2010-04-06 | 2011-11-04 | Okamoto Machine Tool Works Ltd | Grinding method of semiconductor substrate and processing device for grinding semiconductor substrate used in the sam |
JP2011243926A (en) * | 2010-05-21 | 2011-12-01 | Shin Etsu Chem Co Ltd | Solar cell manufacturing method and solar cell |
JP2012227304A (en) * | 2011-04-19 | 2012-11-15 | Hayashi Junyaku Kogyo Kk | Etchant composition and etching method |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016215142A (en) * | 2015-05-21 | 2016-12-22 | 株式会社ケーブイケー | Faucet |
WO2018162546A1 (en) * | 2017-03-10 | 2018-09-13 | Gebr. Schmid Gmbh | Method for producing textured wafers and roughening spray jet treatment device |
CN114558863A (en) * | 2022-04-29 | 2022-05-31 | 深圳市赛元微电子有限公司 | Be used for chip surface treatment device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101103415B1 (en) | Method for polishing both sides of a semiconductor wafer | |
JP4667263B2 (en) | Silicon wafer manufacturing method | |
WO2006129485A1 (en) | Bonded wafer manufacturing method and apparatus for grinding outer circumference of bonded wafer | |
JP6327329B1 (en) | Silicon wafer polishing method and silicon wafer manufacturing method | |
JP2007053178A (en) | Method of manufacturing silicon wafer | |
WO2006028017A1 (en) | Method for producing silicon wafer | |
JP2007300127A (en) | Method for producing polished semiconductor | |
JP2007204286A (en) | Method for manufacturing epitaxial wafer | |
KR101292884B1 (en) | Silicon carbide single crystal substrate | |
CN104769704A (en) | Method for processing semiconductor wafer | |
JP2007317988A (en) | Manufacturing method of laminated wafer | |
CN110010458B (en) | Method for controlling surface morphology of semiconductor wafer and semiconductor wafer | |
KR20110016822A (en) | Method for producing a polished semiconductor wafer | |
CN110314896A (en) | A kind of semiconductor substrate materials polishing method | |
WO2014155624A1 (en) | Semiconductor-wafer manufacturing method and semiconductor wafer | |
CN105074870A (en) | Handle substrate, composite substrate for semiconductor, and semiconductor circuit substrate and method for manufacturing same | |
JP2001358107A (en) | Method for transforming from recycled wafer to semiconductor wafer | |
CN104097270A (en) | Wire Saw And Method For Preparing Same | |
TWI537098B (en) | Chemical mechanical polishing pads and chemical mechanical grinding methods | |
JP5510935B2 (en) | Manufacturing method of semiconductor wafer | |
JP3943869B2 (en) | Semiconductor wafer processing method and semiconductor wafer | |
KR20100135649A (en) | Method for chemically grinding a semiconductor wafer on both sides | |
JP2006278701A (en) | Manufacturing method for semiconductor wafer | |
JP2013129023A (en) | Method for manufacturing sapphire substrate, and sapphire substrate | |
JP2004343126A (en) | Method for simultaneous polishing of front surface and back surface of semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13880157 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 04/01/2016) |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13880157 Country of ref document: EP Kind code of ref document: A1 |