WO2013127211A1 - Écran d'affichage et dispositif d'affichage l'intégrant - Google Patents

Écran d'affichage et dispositif d'affichage l'intégrant Download PDF

Info

Publication number
WO2013127211A1
WO2013127211A1 PCT/CN2012/085275 CN2012085275W WO2013127211A1 WO 2013127211 A1 WO2013127211 A1 WO 2013127211A1 CN 2012085275 W CN2012085275 W CN 2012085275W WO 2013127211 A1 WO2013127211 A1 WO 2013127211A1
Authority
WO
WIPO (PCT)
Prior art keywords
display panel
filter capacitor
common electrode
data signal
electrode
Prior art date
Application number
PCT/CN2012/085275
Other languages
English (en)
Chinese (zh)
Inventor
廖燕平
Original Assignee
京东方科技集团股份有限公司
北京京东方显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 北京京东方显示技术有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2013127211A1 publication Critical patent/WO2013127211A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/13606—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit having means for reducing parasitic capacitance
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0257—Reduction of after-image effects

Definitions

  • Embodiments of the present invention relate to a display panel and a display device including the same. Background technique
  • Vcom is input into the panel by the data signal pad (hereinafter referred to as D-Pad) and distributed by the thin film metal line (common electrode line) 3 in the panel.
  • the width of the common electrode line 3 may vary depending on the design of the panel.
  • COF chip on film
  • D-COF data signal flip-chip films
  • G-COF signal-on-film
  • the opposite side of the COF 2-1) common electrode line 3 can be designed to be wider.
  • the width of the common electrode line 3 and the distance from the input point affect the resistance of the common electrode line 3.
  • the common electrode line 3 overlaps with the gate signal electrode line (not shown) and the data signal electrode line (not shown), and a parasitic capacitance is formed at the overlapping and adjacent areas.
  • the self-resistance of the common electrode line 3 and the parasitic capacitance formed cause the voltage on the common electrode line to vary with changes in the gate signal voltage and the data signal voltage, that is, the voltage on the otherwise stable common electrode line is affected and fluctuates.
  • Embodiments of the present invention provide a display panel capable of filtering out an AC signal generated on a common electrode line and a display device including the display panel.
  • Embodiments of the present invention provide a display panel including an array substrate, a data signal flip chip, and a gate signal flip chip, wherein the array substrate is formed with a data signal, a panel, and a gate signal. And a common electrode line is disposed around the display area and the display area, wherein the display panel is provided with at least one filter capacitor for filtering an alternating current signal on the common electrode line.
  • Embodiments of the present invention also provide a display device including the above display panel.
  • FIG. 1 is a schematic structural view of a conventional display panel
  • FIG. 2 is a schematic structural view of a display panel according to a first embodiment of the present invention.
  • FIG. 3 is a schematic structural view of a display panel according to a second embodiment of the present invention.
  • FIG. 4 is a cross-sectional view of a display panel in accordance with a second embodiment of the present invention. detailed description
  • the display panel of the embodiment of the present invention is connected to at least one of the distal end points of the common electrode (the common electrode line farther from the input end) (the following embodiments are all taken as an example, but the invention is not limited thereto)
  • the AC crosstalk fluctuating voltage signal induced by the parasitic capacitance on the common electrode line is filtered out, thereby realizing the voltage stabilization on the common electrode line, thereby achieving the purpose of improving or avoiding greening and afterimage.
  • One electrode of the filter capacitor can be connected to a reference potential which is lower than the common voltage input from the D-Pad region, and the other electrode of the filter capacitor can be connected to the common electrode line.
  • the display of this embodiment may include an array substrate and a color filter substrate (the first rectangular frame region and the second rectangular frame region from the outside to the inside shown in FIG. 2, respectively).
  • the array substrate may be a thin film transistor LCD (TFT-LCD) array substrate of any mode, such as a twisted nematic (TN) mode, an in-plane switch (In -Plane Switching, IPS) mode and Fringe Field Switching (FSS) mode.
  • TFT-LCD thin film transistor LCD
  • the array substrate of the present embodiment may be formed with a display area (the smallest rectangular frame area shown in the drawing;), a D-Pad area, and a Gate Signal Pad (hereinafter referred to as G-Pad).
  • a display area the smallest rectangular frame area shown in the drawing;
  • D-Pad area the smallest rectangular frame area shown in the drawing;
  • G-Pad Gate Signal Pad
  • the display panel of this embodiment may further include a D-COF and a G-COF connected to the D-Pad and the G-Pad, respectively.
  • the D-COF and D-Pad regions may be disposed on one side of the array substrate (the top side in FIG. 2;), and the G-COF and G-Pad regions may be disposed in the D-Pad The adjacent side of the zone (left side in Figure 2).
  • a plurality of D-COF 1-1 may be disposed on the display panel, and each D-COF 1-1 may correspond to one D-Pad 1-2 in the D-Pad area on the array substrate, and each D-COF 1 A data signal driving integrated circuit (IC) 1-1-1 can be provided on the -1, and each D-Pad 1-2 can be connected to the corresponding data driving IC 1-1-1.
  • a plurality of G-COFs 2-1 may also be disposed on the display panel, and each G-COF 2-1 may correspond to one G-Pad 2-2 in the G-Pad area on the array substrate, and each G-COF A gate signal driving IC 2-1-1 may be disposed on 2-1, and each G-Pad 2-2 may be connected to a corresponding gate signal driving IC 2-1-1.
  • the filter capacitor Since the drive signal on the array substrate is through D-Pad and D-COF? The setting is made, so the way the filter capacitor is connected to the low potential can be implemented, for example, by connecting to the D-Pad and D-COF, or by other means, such as by connecting to the ground pin of the drive signal IC, or by wire. Connect to the outside of the array substrate, etc.
  • the common electrode line 3 may include a common electrode lead 3-1 and a common electrode trace 3-2.
  • the common electrode traces 3-2 can be distributed over the entire display area, and the common electrode lead 3-1 can be disposed outside the display area. As shown in Fig. 2, four common electrode leads 3-1 may be disposed outside the four sides of the display area, and the common electrode traces 3-2 may be distributed in parallel with each other in the display area.
  • Each of the common electrode traces 3-2 may be respectively connected to the common electrode lead 3-1, the common electrode lead 3-1 may be connected to the D-Pad area, and the Vcom signal may be introduced from the D-COF via the D-Pad, and then through the common The electrode lead 3-1 is introduced to the common electrode trace 3-2 to be introduced to the entire display area.
  • An external filter capacitor 4 may be disposed in the display panel of the embodiment, and the filter capacitor 4 may be disposed in a G-Pad region or a D-Pad region.
  • the filter capacitor 4 can be placed in the G-Pad The lower left corner of the area, but the embodiment of the present invention is not limited thereto, for example, the filter capacitor 4 can be set in the G-COF
  • a reference electrode line 4-1 (indicated by a broken line in FIG. 2) may be formed on the array substrate.
  • the reference electrode line 4-1 may form a first terminal in the G-Pad region, and then lead a line from the common electrode lead 3-1 on the bottom side of the array substrate to the G-Pad region and form a second terminal, the first terminal And the second terminal is respectively connected to the two electrodes of the external filter capacitor 4.
  • the distance between the two terminals can be reasonably designed according to the size of the required filter capacitor.
  • the reference electrode line 4-1 can connect one electrode of the filter capacitor 4 to the nearest D-Pad 1-2, so that the electrode of the filter capacitor 4 is connected through D-Pad 1-2 and D-COF 1-1 Zero potential. Due to the need of wiring, it is necessary to pass the G-Pad area when connecting the reference electrode line 4-1 to the D-Pad 1-2.
  • the external filter capacitor 4 of the display panel of the embodiment can be disposed on the G-COF 2-1 or the D-COF 1-1 (in FIG. 3, the filter capacitor 4 is disposed at The G-COF 2-1 in the lower left corner is not limited thereto, and may be set, for example, in the G-Pad area or the D-Pad area.
  • One electrode of the filter capacitor 4 can be led out to the first terminal 4-1-1 formed on the surface of the array substrate by a metal wire 4-1-2 (indicated by a chain line in the figure).
  • the G-Pad area has no grounded terminal, it is necessary to take the electrode of the filter capacitor 4 out of the array substrate by the first terminal 4-1-1 and connect it to zero potential.
  • the other electrode of the filter capacitor 4 can be connected to the common electrode lead 3-1 at the bottom end of the array substrate.
  • the outer casing of the liquid crystal module can be usually made of a metal material (for example, aluminum), and the metal case 5 can be grounded (zero potential). Therefore, a conductive cotton 6 can be disposed at the first terminal 4-1-1 (here, the conductive cotton 6 is only an example, and the embodiment of the present invention is obviously not limited thereto), wherein one end of the conductive cotton 6 and the array substrate The first terminal 4-1-1 is connected, and the other end can be in contact with the metal shell 5 of the liquid crystal module, thereby achieving the effect of grounding one electrode of the filter capacitor 4 disposed on the G-COF.
  • a conductive cotton 6 can be disposed at the first terminal 4-1-1 (here, the conductive cotton 6 is only an example, and the embodiment of the present invention is obviously not limited thereto), wherein one end of the conductive cotton 6 and the array substrate The first terminal 4-1-1 is connected, and the other end can be in contact with the metal shell 5 of the liquid crystal module, thereby achieving the effect of grounding one electrode of the filter
  • the filter capacitor used in the display panel of the third embodiment of the present invention may not be an external capacitor, and the filter capacitor in the third embodiment may be integrated into the gate signal on the G-COF.
  • the data signal on the driver IC or D-COF is driven on the IC (not shown), that is, the filter capacitor can be formed directly on the IC.
  • the ground pin of the IC or data signal driver IC can realize the grounding of one electrode of the filter capacitor, and the other electrode of the filter capacitor can be connected to the common electrode line farthest from the D-Pad region.
  • the display panel according to the fourth embodiment of the present invention may further include a Printed Circuit Board (PCB) (not shown).
  • the printed circuit board can be disposed outside the array substrate and can be connected to the data signal driving IC on the D-COF and to the gate signal driving IC on the G-COF.
  • the printed circuit board is not shown here, the arrangement and connection of the printed circuit board are well-established technologies in the field, and are not mentioned here.
  • the filter capacitor of the display panel of the embodiment may be disposed on the PCB, and one electrode of the filter capacitor may be connected to the ground terminal on the PCB, and the other electrode of the filter capacitor may be It is connected to the common electrode line farthest from the D-Pad area.
  • the filter capacitor of the embodiment of the present invention may also be disposed or integrated at any suitable position other than the above position, as long as one electrode of the filter capacitor is connected to a potential lower than the common voltage and the wiring does not affect the original function of the display panel. Therefore, the specific location of the filter capacitor described above does not limit the invention.
  • the display panel and the display device of the embodiment of the present invention filter the crosstalk wave voltage signal induced by the parasitic capacitance on the common electrode line by setting at least one filter capacitor, thereby realizing the stabilization of the common voltage on the common electrode line, thereby improving or Avoid greening and afterimages on the display panel.
  • the selection range of the filter capacitor can be unrestricted by means of an external capacitor, and a filter capacitor of a suitable size can be selected as needed.
  • a display panel comprising an array substrate, a data signal flip chip, and a gate signal flip chip, wherein the array substrate is formed with a data signal pad region, a gate signal pad region, and a display region.
  • a common electrode line is disposed around the display area and the display area, wherein the display panel is provided with at least one filter capacitor for filtering an alternating current signal on the common electrode line.
  • the common electrode line includes a common electrode lead and a common electrode trace, the common electrode lead being formed around the display area and connected to the data signal In the pad region, the common electrode traces are distributed in the display area of the array substrate and are respectively connected to the common electrode leads.
  • the data signal pads are connected, and the other electrode of the filter capacitor is connected to a common electrode lead that is furthest from the data signal pad region.
  • the display panel further includes a printed circuit board, the printed circuit board being connected to the data signal flip chip, a filter capacitor is disposed on the printed circuit board, and one electrode of the filter capacitor is connected to a ground terminal on the printed circuit board, and another electrode of the filter capacitor is farthest from the data signal pad region
  • the common electrode leads are connected.
  • a display device comprising the display panel according to any one of (1) to (10).

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

La présente invention concerne un écran d'affichage et un dispositif d'affichage l'intégrant. L'écran d'affichage comprend un substrat de réseau, une puce sur bande de signaux de données (1-1) et une puce sur bande de signaux de grille (2-1). Une région de plage de connexion de signaux de données, une région de plage de connexion de signaux de grille et une région d'affichage sont formées sur le substrat de réseau. Une ligne d'électrodes commune (3) est répartie dans et autour de la région d'affichage. L'écran d'affichage comporte au moins un condensateur de filtrage (4) conçu pour filtrer un signal en courant alternatif sur la ligne d'électrodes commune (3). L'écran d'affichage et le dispositif d'affichage comportent au moins un condensateur de filtrage (4). Un signal de tension variable en diaphonie induit par une capacitance parasite sur la ligne d'électrodes commune (3) est filtré de manière à stabiliser la tension commune sur la ligne d'électrodes commune (3), ce qui réduit ou supprime le phénomène de décoloration verte et la rémanence des images. De plus, un condensateur externe permet de ne pas limiter le choix du condensateur de filtrage (4). Il est possible de sélectionner le condensateur de filtrage (4) aux dimensions appropriées en fonction des besoins.
PCT/CN2012/085275 2012-03-02 2012-11-26 Écran d'affichage et dispositif d'affichage l'intégrant WO2013127211A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210053696.5 2012-03-02
CN2012100536965A CN102650785A (zh) 2012-03-02 2012-03-02 显示面板以及显示装置

Publications (1)

Publication Number Publication Date
WO2013127211A1 true WO2013127211A1 (fr) 2013-09-06

Family

ID=46692814

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/085275 WO2013127211A1 (fr) 2012-03-02 2012-11-26 Écran d'affichage et dispositif d'affichage l'intégrant

Country Status (2)

Country Link
CN (1) CN102650785A (fr)
WO (1) WO2013127211A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102650785A (zh) * 2012-03-02 2012-08-29 京东方科技集团股份有限公司 显示面板以及显示装置
CN103064225B (zh) * 2013-01-29 2015-06-17 京东方科技集团股份有限公司 阵列基板及其制造方法、显示装置
CN104142591B (zh) * 2014-07-11 2017-07-18 合肥鑫晟光电科技有限公司 一种阵列基板及制作方法、一种显示装置
CN105759524A (zh) * 2016-05-12 2016-07-13 京东方科技集团股份有限公司 阵列基板及其电路驱动方法、显示装置
CN108183095B (zh) * 2017-12-29 2019-11-22 武汉华星光电半导体显示技术有限公司 柔性显示面板及其覆晶薄膜结构
CN210429262U (zh) 2019-10-10 2020-04-28 北京京东方显示技术有限公司 显示面板驱动电路、显示面板及显示装置
CN112540229A (zh) * 2020-12-02 2021-03-23 Tcl华星光电技术有限公司 显示装置以及显示装置的阻抗的检测方法
CN114355689A (zh) * 2022-01-21 2022-04-15 鄂尔多斯市源盛光电有限责任公司 显示基板、显示面板及显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1847931A (zh) * 2005-04-14 2006-10-18 群康科技(深圳)有限公司 显示器基板和采用该显示器基板的液晶显示器
US20070279355A1 (en) * 2006-05-31 2007-12-06 Masafumi Hirata Display Device
JP2008170757A (ja) * 2007-01-12 2008-07-24 Epson Imaging Devices Corp 表示装置及びこれを搭載した電子機器
CN102087433A (zh) * 2009-12-03 2011-06-08 乐金显示有限公司 液晶显示器
US20110215994A1 (en) * 2010-03-05 2011-09-08 Samsung Mobile Display Co., Ltd. Liquid crystal display device
CN102650785A (zh) * 2012-03-02 2012-08-29 京东方科技集团股份有限公司 显示面板以及显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1847931A (zh) * 2005-04-14 2006-10-18 群康科技(深圳)有限公司 显示器基板和采用该显示器基板的液晶显示器
US20070279355A1 (en) * 2006-05-31 2007-12-06 Masafumi Hirata Display Device
JP2008170757A (ja) * 2007-01-12 2008-07-24 Epson Imaging Devices Corp 表示装置及びこれを搭載した電子機器
CN102087433A (zh) * 2009-12-03 2011-06-08 乐金显示有限公司 液晶显示器
US20110215994A1 (en) * 2010-03-05 2011-09-08 Samsung Mobile Display Co., Ltd. Liquid crystal display device
CN102650785A (zh) * 2012-03-02 2012-08-29 京东方科技集团股份有限公司 显示面板以及显示装置

Also Published As

Publication number Publication date
CN102650785A (zh) 2012-08-29

Similar Documents

Publication Publication Date Title
WO2013127211A1 (fr) Écran d'affichage et dispositif d'affichage l'intégrant
CN108196725B (zh) 触控显示基板和触控显示装置
JP5274564B2 (ja) フレキシブル基板および電気回路構造体
US9933664B2 (en) Display panel and encapsulation method thereof, and liquid crystal display device
JP5522892B2 (ja) アレイ基板及びこれを有する表示装置
CN105045446A (zh) 带传感器的显示装置
US10168591B2 (en) Liquid crystal display device
JP2008032920A (ja) 液晶表示装置
TWI667646B (zh) 顯示面板
TW201616323A (zh) 內嵌式互電容觸控面板及其佈局
TWI432858B (zh) 用在一液晶顯示裝置之基板及液晶顯示裝置
JP5596197B2 (ja) アレイ基板、液晶表示装置、電子装置
WO2013017088A1 (fr) Panneau d'affichage à cristaux liquides et affichage à cristaux liquides
US10366659B2 (en) Array substrates for enhancing gate driver on array (GOA) reliability
TWI393947B (zh) 顯示裝置
TW202009576A (zh) 畫素結構
KR20030080556A (ko) 다중 도메인 액정 표시 장치 및 그 박막 트랜지스터 기판
JP4109864B2 (ja) マトリクスアレイ基板及びその製造方法
JP2019086575A (ja) 表示装置
US10955695B2 (en) Display device
JP2007093859A (ja) 液晶装置および電子機器
US9046725B2 (en) Display device
US10048555B2 (en) Array substrate, manufacturing method thereof and display device
KR20150071782A (ko) 게이트 인 패널 구조의 박막 트랜지스터 어레이 기판
JP6420950B2 (ja) 液晶表示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12870037

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 06-02-2015)

122 Ep: pct application non-entry in european phase

Ref document number: 12870037

Country of ref document: EP

Kind code of ref document: A1