WO2012160962A1 - Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs - Google Patents
Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs Download PDFInfo
- Publication number
- WO2012160962A1 WO2012160962A1 PCT/JP2012/061780 JP2012061780W WO2012160962A1 WO 2012160962 A1 WO2012160962 A1 WO 2012160962A1 JP 2012061780 W JP2012061780 W JP 2012061780W WO 2012160962 A1 WO2012160962 A1 WO 2012160962A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor device
- layer
- glass
- manufacturing
- insulating layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 232
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 90
- 239000011521 glass Substances 0.000 claims abstract description 190
- 239000000203 mixture Substances 0.000 claims abstract description 79
- 239000000758 substrate Substances 0.000 claims abstract description 78
- 238000000034 method Methods 0.000 claims description 76
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 24
- 229910052785 arsenic Inorganic materials 0.000 claims description 20
- 238000010304 firing Methods 0.000 claims description 20
- 229910052744 lithium Inorganic materials 0.000 claims description 20
- 229910018072 Al 2 O 3 Inorganic materials 0.000 claims description 19
- 229910052787 antimony Inorganic materials 0.000 claims description 18
- 229910052745 lead Inorganic materials 0.000 claims description 18
- 229910052708 sodium Inorganic materials 0.000 claims description 18
- 229910052700 potassium Inorganic materials 0.000 claims description 16
- 230000003647 oxidation Effects 0.000 claims description 12
- 238000007254 oxidation reaction Methods 0.000 claims description 12
- ODINCKMPIJJUCX-UHFFFAOYSA-N calcium oxide Inorganic materials [Ca]=O ODINCKMPIJJUCX-UHFFFAOYSA-N 0.000 claims description 10
- 238000001962 electrophoresis Methods 0.000 claims description 10
- XLOMVQKBTHCTTD-UHFFFAOYSA-N zinc oxide Inorganic materials [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 10
- -1 B 2 O 3 Inorganic materials 0.000 claims description 9
- 229910052796 boron Inorganic materials 0.000 claims description 9
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 claims description 8
- 229910052784 alkaline earth metal Inorganic materials 0.000 claims description 5
- 150000001342 alkaline earth metals Chemical class 0.000 claims description 5
- 229910000480 nickel oxide Inorganic materials 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 4
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical group 0.000 claims description 4
- 229910000287 alkaline earth metal oxide Inorganic materials 0.000 claims description 3
- AMWRITDGCCNYAT-UHFFFAOYSA-L hydroxy(oxo)manganese;manganese Chemical compound [Mn].O[Mn]=O.O[Mn]=O AMWRITDGCCNYAT-UHFFFAOYSA-L 0.000 claims description 3
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 claims description 3
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 3
- 229910052725 zinc Inorganic materials 0.000 claims description 3
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 3
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 claims description 2
- 239000005751 Copper oxide Substances 0.000 claims description 2
- 229910000431 copper oxide Inorganic materials 0.000 claims description 2
- 239000011347 resin Substances 0.000 abstract description 13
- 229920005989 resin Polymers 0.000 abstract description 13
- 230000000694 effects Effects 0.000 abstract description 12
- 238000009413 insulation Methods 0.000 abstract description 7
- 238000005245 sintering Methods 0.000 abstract 2
- 238000011156 evaluation Methods 0.000 description 48
- 238000009792 diffusion process Methods 0.000 description 24
- 230000015572 biosynthetic process Effects 0.000 description 16
- 239000000463 material Substances 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 230000000052 comparative effect Effects 0.000 description 11
- 229910052710 silicon Inorganic materials 0.000 description 11
- 239000010703 silicon Substances 0.000 description 11
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 238000012360 testing method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 238000007747 plating Methods 0.000 description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 238000005520 cutting process Methods 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- 238000000465 moulding Methods 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 238000002360 preparation method Methods 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 5
- 239000002994 raw material Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 238000007650 screen-printing Methods 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 2
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- 229910001882 dioxygen Inorganic materials 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000007788 roughening Methods 0.000 description 2
- 229910014230 BO 3 Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000007572 expansion measurement Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- 239000011572 manganese Substances 0.000 description 1
- PPNAOCWZXJOHFK-UHFFFAOYSA-N manganese(2+);oxygen(2-) Chemical class [O-2].[Mn+2] PPNAOCWZXJOHFK-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000003756 stirring Methods 0.000 description 1
- 230000000930 thermomechanical effect Effects 0.000 description 1
- 238000004017 vitrification Methods 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C8/00—Enamels; Glazes; Fusion seal compositions being frit compositions having non-frit additions
- C03C8/24—Fusion seal compositions being frit compositions having non-frit additions, i.e. for use as seals between dissimilar materials, e.g. glass and metal; Glass solders
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C3/00—Glass compositions
- C03C3/04—Glass compositions containing silica
- C03C3/076—Glass compositions containing silica with 40% to 90% silica, by weight
- C03C3/083—Glass compositions containing silica with 40% to 90% silica, by weight containing aluminium oxide or an iron compound
- C03C3/085—Glass compositions containing silica with 40% to 90% silica, by weight containing aluminium oxide or an iron compound containing an oxide of a divalent metal
- C03C3/087—Glass compositions containing silica with 40% to 90% silica, by weight containing aluminium oxide or an iron compound containing an oxide of a divalent metal containing calcium oxide, e.g. common sheet or container glass
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C3/00—Glass compositions
- C03C3/04—Glass compositions containing silica
- C03C3/076—Glass compositions containing silica with 40% to 90% silica, by weight
- C03C3/089—Glass compositions containing silica with 40% to 90% silica, by weight containing boron
- C03C3/091—Glass compositions containing silica with 40% to 90% silica, by weight containing boron containing aluminium
- C03C3/093—Glass compositions containing silica with 40% to 90% silica, by weight containing boron containing aluminium containing zinc or zirconium
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C8/00—Enamels; Glazes; Fusion seal compositions being frit compositions having non-frit additions
- C03C8/02—Frit compositions, i.e. in a powdered or comminuted form
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C8/00—Enamels; Glazes; Fusion seal compositions being frit compositions having non-frit additions
- C03C8/02—Frit compositions, i.e. in a powdered or comminuted form
- C03C8/04—Frit compositions, i.e. in a powdered or comminuted form containing zinc
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
Definitions
- the present invention relates to a semiconductor device manufacturing method and a semiconductor device.
- a semiconductor device manufacturing method is known in which a passivation glass layer is formed so as to cover a pn junction exposed portion in the process of manufacturing a mesa type semiconductor device (see, for example, Patent Document 1).
- FIGS. 11 and 12 are views for explaining such a conventional method of manufacturing a semiconductor device.
- FIGS. 11A to 11D and FIGS. 12A to 12D are process diagrams.
- the conventional semiconductor device manufacturing method includes a “semiconductor substrate forming step”, a “groove forming step”, a “glass layer forming step”, a “photoresist forming step”, and an “oxide removal”. Step, “roughened region forming step”, “electrode forming step” and “semiconductor substrate cutting step” are included in this order.
- a conventional method for manufacturing a semiconductor device will be described in the order of steps.
- n + -type diffusion layer 912 is diffused from one surface of n ⁇ -type semiconductor substrate (n ⁇ -type silicon substrate) 910, and n-type impurities from the other surface are diffused.
- An n + -type diffusion layer 914 is formed by diffusion to form a semiconductor substrate in which a pn junction parallel to the main surface is formed.
- oxide films 916 and 918 are formed on the surfaces of the p + type diffusion layer 912 and the n + type diffusion layer 914 by thermal oxidation (see FIG. 11A).
- (F) Roughened region forming step Next, a roughened surface for increasing the adhesion between the Ni-plated electrode and the semiconductor substrate by performing a roughening treatment on the surface of the semiconductor substrate in the portion 930 where the Ni-plated electrode film is formed.
- the formation region 932 is formed (see FIG. 12B).
- the step of forming the groove 920 exceeding the pn junction from one surface of the semiconductor substrate on which the pn junction parallel to the main surface is formed (FIG. 11A and FIG. 11 (b)) and a step (see FIG. 11 (c)) of forming a passivation glass layer 924 so as to cover the exposed portion of the pn junction inside the groove 920. Therefore, according to the conventional method for manufacturing a semiconductor device, a high-breakdown-voltage mesa semiconductor device can be manufactured by forming a passivation glass layer 924 in the groove 920 and then cutting the semiconductor substrate. .
- a glass material used for the glass layer for passivation (a) it can be fired at an appropriate temperature, (b) can withstand chemicals used in the process, and (c) silicon to prevent warping of the wafer during the process.
- the linear expansion coefficient is close to the linear expansion coefficient (particularly, the average linear expansion coefficient at 50 ° C. to 550 ° C. is close to the linear expansion coefficient of silicon) and (d) it must have excellent insulation properties. Therefore, conventionally, “glass materials mainly composed of lead silicate” have been widely used.
- glass material based on lead silicate contains lead with a large environmental impact, and in the near future, the use of such “glass material based on lead silicate” is prohibited. It is thought that it will go.
- a glass material for passivation using a glass material that does not contain lead is formed, depending on the composition of the glass layer and the firing conditions (glass composition: in the case of glass containing high SiO 2 , firing conditions: when performed in a short time), the reverse current increases. It turns out that there is a problem. In other words, it has been found that there is a problem that leakage current increases unless firing is performed for a long time (for example, 3 hours).
- the present invention has been made in view of the above circumstances, and a method for manufacturing a semiconductor device capable of stably manufacturing a semiconductor device having a low reverse current regardless of the composition of the glass layer and the firing conditions.
- the purpose is to provide.
- Another object of the present invention is to provide a semiconductor device that can be manufactured by such a manufacturing method of a semiconductor device and has a low reverse current.
- a method of manufacturing a semiconductor device includes a first step of preparing a semiconductor element having a pn junction exposed portion where a pn junction is exposed, and a second step of forming an insulating layer so as to cover the pn junction exposed portion.
- the insulating layer is formed to a thickness within a range of 5 nm to 100 nm.
- the third step it is preferable to form a layer made of the glass composition by using an electrophoresis method.
- the insulating layer is formed to a thickness in the range of 5 nm to 60 nm.
- the first step includes a step of preparing a semiconductor substrate having a pn junction parallel to a main surface, and the pn junction is exceeded from one surface of the semiconductor substrate. Forming a pn junction exposed portion on the inner surface of the groove by forming a groove having a depth, and the second step includes insulating the inner surface of the groove so as to cover the pn junction exposed portion.
- the method includes a step of forming a layer, and the third step preferably includes a step of forming the glass layer on the insulating layer.
- the insulating layer is preferably formed by a thermal oxidation method.
- the insulating layer is formed by a deposition method in the second step.
- the first step includes a step of forming the pn junction exposed portion on the surface of the semiconductor substrate, and the second step covers the pn junction exposed portion.
- the third step includes a step of forming the glass layer on the insulating layer.
- the insulating layer is preferably formed by a thermal oxidation method.
- the insulating layer is formed by a deposition method in the second step.
- the in the third step at least SiO 2, and B 2 O 3, and Al 2 O 3, ZnO and, CaO, of MgO and BaO among the at least two
- the glass layer is formed using a glass composition containing an alkaline earth metal oxide and substantially free of Pb, As, Sb, Li, Na, and K. Is preferred.
- the third step contains at least SiO 2, and Al 2 O 3, and ZnO, and CaO, and B 2 O 3 of 3 mol% ⁇ 10 mol% And it is preferable to form the said glass layer using the glass composition which does not contain Pb, As, Sb, Li, Na, and K substantially.
- the in the third step at least the SiO 2, and Al 2 O 3, and oxides of alkaline earth metals, "nickel oxide, copper oxide, manganese At least one metal oxide selected from the group consisting of oxides and zirconium oxides "and substantially free of Pb, As, Sb, Li, Na, and K.
- the glass layer is preferably formed using a glass composition.
- the in the third step at least a SiO 2, B and 2 O 3, and Al 2 O 3, CaO, MgO and at least two alkaline earth out of BaO
- the glass layer is formed using a glass composition containing a metal oxide and substantially free of Pb, As, Sb, Li, Na, K, and Zn. Is preferred.
- the glass composition includes at least SiO 2, and Al 2 O 3, containing the MgO, and CaO, and, and Pb , B, As, Sb, Li, Na, and K are preferably used to form the glass layer using a glass composition that does not substantially contain.
- the glass composition includes at least SiO 2, and Al 2 O 3, containing the ZnO, and a Pb, and B It is preferable to form the glass layer using a glass composition that does not substantially contain As, Sb, Li, Li, Na, and K.
- a semiconductor device of the present invention includes a semiconductor element having a pn junction exposed portion from which a pn junction is exposed, an insulating layer formed to cover the pn junction exposed portion, and a glass formed on the insulating layer. And the glass layer is formed by firing a glass composition substantially free of Pb.
- the method for manufacturing a semiconductor device of the present invention since an insulating layer is interposed between the semiconductor substrate and the glass layer, the insulating property is improved, and as can be seen from the examples described later, the glass layer Regardless of the composition and firing conditions, it is possible to stably manufacture a semiconductor device having a low reverse current. That is, it is possible to stably manufacture a semiconductor device with a low reverse current even when the content of SiO 2 is 55 mol% or more or when the baking time is about 15 minutes.
- the semiconductor device of the present invention since the insulating layer is interposed between the semiconductor substrate and the glass layer, the insulating property is improved, and as can be seen from the examples described later, the semiconductor having a low reverse current It becomes a device.
- the semiconductor device manufacturing method and the semiconductor device of the present invention when a resin-encapsulated semiconductor device is molded by resin, a conventional “glass material mainly composed of lead silicate” is used. The effect that the high-temperature reverse bias tolerance is higher than that obtained by molding the semiconductor device obtained by molding with resin to obtain a resin-encapsulated semiconductor device is also obtained.
- the phrase “containing at least a specific component (SiO 2 , B 2 O 3, etc.)” includes the specific component in addition to the case where only the specific component is included.
- the glass composition further contains components that can usually be contained is also included.
- substantially not containing a certain element means that the certain element is not contained as a component, and constitutes glass. It does not exclude a glass composition in which the specific element is mixed as an impurity in the raw material of each component.
- the phrase “not containing a specific element (Pb, As, etc.)” does not contain an oxide of the specific element or a nitride of the specific element.
- FIG. 6 is a view for explaining the method for manufacturing the semiconductor device according to the first embodiment.
- FIG. 6 is a view for explaining the method for manufacturing the semiconductor device according to the first embodiment.
- FIG. 6 is a view for explaining the method for manufacturing the semiconductor device according to the second embodiment.
- FIG. 6 is a view for explaining the method for manufacturing the semiconductor device according to the second embodiment.
- It is a graph which shows the conditions and result of an Example. It is a figure shown in order to demonstrate the bubble b which generate
- the method for manufacturing a semiconductor device includes a first step of preparing a semiconductor element having a pn junction exposed portion where a pn junction is exposed, and a second step of forming an insulating layer so as to cover the pn junction exposed portion. And a third step of forming a glass layer on the insulating layer by firing a layer made of the glass composition on the insulating layer and then firing the layer made of the glass composition in this order. Is the method.
- a mesa pn diode is manufactured as the semiconductor device.
- FIGS. 1 and 2 are views for explaining the method of manufacturing the semiconductor device according to the first embodiment.
- FIGS. 2A to 2D are process diagrams.
- the semiconductor device manufacturing method according to the first embodiment includes a “semiconductor substrate preparation step”, a “groove formation step”, an “insulating layer formation step”, a “glass layer formation step”, “ The “photoresist forming step”, “oxide film removing step”, “roughened region forming step”, “electrode forming step”, and “semiconductor substrate cutting step” are performed in this order.
- the manufacturing method of the semiconductor device according to the first embodiment will be described in the order of steps.
- n + -type diffusion layer 112 is diffused from one surface of n ⁇ -type semiconductor substrate (n ⁇ -type silicon substrate) 110, and n-type impurities from the other surface are diffused.
- An n + -type diffusion layer 114 is formed by diffusion to prepare a semiconductor substrate on which a pn junction parallel to the main surface is formed. Thereafter, oxide films 116 and 118 are formed on the surfaces of the p + type diffusion layer 112 and the n + type diffusion layer 114 by thermal oxidation (see FIG. 1A).
- an insulating layer 121 made of a silicon oxide film is formed on the inner surface of the groove 120 by a thermal oxidation method using dry oxygen (DryO 2 ) (see FIG. 1C).
- the thickness of the insulating layer 121 is in the range of 5 nm to 60 nm (for example, 20 nm).
- the insulating layer 121 is formed by placing the semiconductor substrate in a diffusion furnace and then treating it at a temperature of 900 ° C. for 10 minutes while flowing oxygen gas. If the thickness of the insulating layer 121 is less than 5 nm, the effect of reducing the reverse current may not be obtained. On the other hand, if the thickness of the insulating layer 121 exceeds 60 nm, a layer made of a glass composition may not be formed by electrophoresis in the next glass layer forming step.
- (D) Glass layer forming step Next, by forming a layer made of the glass composition on the inner surface of the groove 120 and the semiconductor substrate surface in the vicinity thereof by electrophoresis, and firing the layer made of the glass composition, A glass layer 124 for passivation is formed (see FIG. 1D).
- channel 120 the layer which consists of glass composition is formed so that the inner surface of the groove
- a glass composition containing substantially no Pb is used.
- Such a glass composition includes (1) at least SiO 2 , Al 2 O 3 , ZnO, CaO, 3 mol% to 10 mol% B 2 O 3 , Pb, As, A glass composition substantially free of Sb, Li, Na, and K; (2) at least SiO 2 , Al 2 O 3 , an alkaline earth metal oxide, “nickel oxide, copper At least one metal oxide selected from the group consisting of oxides, manganese oxides, and zirconium oxides ", and substantially containing Pb, As, Sb, Li, Na, and K.
- glass compositions without the specific, and (3) at least SiO 2, and B 2 O 3, and Al 2 O 3, and ZnO, CaO, and at least two oxides of alkaline earth metals of MgO and BaO Containing and P
- As, and Sb, Li and the glass composition is substantially free and Na, and K
- (5) Contains at least SiO 2 , Al 2 O 3 , MgO, and CaO, and substantially contains Pb, B, As, Sb, Li, Na, and K not glass composition, (6) at least as SiO 2, and Al 2 O 3, containing the ZnO, and Pb, and B, as, Sb, Li, and Na, substantially containing and K A glass composition or the like that is not used can be used.
- containing a specific component includes not only the case where only the specific component is contained, but also the case where the glass composition further contains a component that can be normally contained in addition to the specific component. .
- substantially not containing a specific element means that the specific element is not included as a component, and a glass composition in which the specific element is mixed as an impurity in the raw material of each component constituting the glass. Is not to be excluded.
- “not containing a specific element” means not containing an oxide of the specific element or a nitride of the specific element.
- (F) Roughened region forming step Next, a roughened surface for increasing the adhesion between the Ni-plated electrode and the semiconductor substrate by performing a roughening treatment on the surface of the semiconductor substrate in the portion 130 where the Ni-plated electrode film is formed.
- the formation region 132 is formed (see FIG. 2B).
- Electrode forming step Ni plating is performed on the semiconductor substrate to form the anode electrode 134 on the roughened region 132 and the cathode electrode 136 is formed on the other surface of the semiconductor substrate (FIG. 2C). )reference.).
- the semiconductor device 100 according to the first embodiment can be manufactured.
- the insulating layer 121 is interposed between the semiconductor substrate and the glass layer 124, the insulating property is improved, and as can be seen from the examples described later.
- a semiconductor device having a low reverse current can be stably manufactured regardless of the composition of the glass layer and the firing conditions. That is, it is possible to stably manufacture a semiconductor device with a low reverse current even when the content of SiO 2 is 55 mol% or more or when the baking time is about 15 minutes.
- the conventional “glass material mainly composed of lead silicate” As compared with a semiconductor device obtained by molding a semiconductor device obtained by using resin, a high temperature reverse bias withstand capability can be increased.
- the glass layer 124 comes into contact with the insulating layer 121 having higher wettability than the semiconductor substrate.
- bubbles are less likely to be generated from the interface between the semiconductor substrate and the glass layer. For this reason, the effect that generation
- the insulating layer 121 is interposed between the semiconductor substrate and the glass layer 124, the insulating property is improved. As can be seen from the examples described later, the reverse current It becomes a low semiconductor device.
- the semiconductor device 100 according to the first embodiment when this is molded with a resin to obtain a resin-encapsulated semiconductor device, it is obtained using the conventional “glass material mainly composed of lead silicate”. There is also an effect that the high-temperature reverse bias tolerance is higher than that obtained by molding the semiconductor device with resin to obtain a resin-encapsulated semiconductor device.
- the method for manufacturing a semiconductor device according to the second embodiment includes a first step of preparing a silicon semiconductor element having a pn junction exposed portion where a pn junction is exposed, and pn A second step of forming an insulating layer so as to cover the exposed exposed portion, and after forming a layer made of a glass composition substantially free of Pb on the insulating layer, firing the layer made of the glass composition And a third step of forming a glass layer on the insulating layer in this order.
- a planar pn diode is manufactured as the semiconductor device.
- FIGS. 3 and 4 are views for explaining the semiconductor device manufacturing method according to the second embodiment.
- 3 (a) to 3 (d) and FIGS. 4 (a) to 4 (d) are process diagrams.
- the semiconductor device manufacturing method according to the second embodiment includes a “semiconductor substrate preparation step”, a “p + -type diffusion layer formation step”, an “n + -type diffusion layer formation step”, “ The “insulating layer forming step”, “glass layer forming step”, “etching step”, and “electrode forming step” are performed in this order.
- the semiconductor device manufacturing method according to the second embodiment will be described below in the order of steps.
- a p-type impurity for example, boron ions
- a p + type diffusion layer 214 is formed by thermal diffusion (see FIG. 3B).
- n + -type diffusion layer forming step Next, after removing the mask M1 and forming the mask M2, an n - type is formed on the surface of the n ⁇ -type epitaxial layer 212 via the mask M2 by ion implantation. Impurities (for example, arsenic ions) are introduced. Thereafter, an n + -type diffusion layer 216 is formed by thermal diffusion (see FIG. 3C). At this time, a pn junction exposed portion A is formed on the surface of the semiconductor substrate.
- Impurities for example, arsenic ions
- the thickness of the insulating layer 218 is less than 5 nm, the effect of reducing the reverse current may not be obtained. On the other hand, if the thickness of the insulating layer 218 exceeds 60 nm, a layer made of a glass composition may not be formed by electrophoresis in the next glass layer forming step.
- the semiconductor device 200 according to the second embodiment can be manufactured.
- the manufacturing method of the semiconductor device according to the second embodiment since the insulating layer 218 is interposed between the semiconductor substrate and the glass layer 220, the insulation is improved, and the semiconductor device according to the first embodiment is improved.
- a semiconductor device having a low reverse current can be stably manufactured regardless of the composition of the glass layer and the firing conditions. That is, it is possible to stably manufacture a semiconductor device with a low reverse current even when the content of SiO 2 is 55 mol% or more or when the baking time is about 15 minutes.
- the obtained semiconductor device is molded with resin to obtain a resin-encapsulated semiconductor device.
- the high temperature reverse bias tolerance can be made higher than a conventional semiconductor device obtained by molding a resin device using a “glass material mainly composed of lead silicate” with resin. The effect that it is possible is also acquired.
- the glass layer 220 comes into contact with the insulating layer 218 having higher wettability than the semiconductor substrate.
- bubbles are less likely to be generated from the interface between the semiconductor substrate and the glass layer. For this reason, the effect that generation
- the semiconductor device 200 since the insulating layer 218 is interposed between the semiconductor bases 212, 214, 216 and the glass layer 220, the insulating property is improved, and as can be seen from the examples described later. In addition, the semiconductor device has a low reverse current.
- the semiconductor device 200 according to the second embodiment when this is molded with a resin to obtain a resin-encapsulated semiconductor device, it is obtained using the conventional “glass material mainly composed of lead silicate”. There is also an effect that the high-temperature reverse bias tolerance is higher than that obtained by molding the semiconductor device with resin to obtain a resin-encapsulated semiconductor device.
- FIG. 5 is a chart showing the conditions and results of the examples.
- the raw materials were prepared so that the composition ratios shown in Examples 1 to 8 and Comparative Examples 1 and 2 (see FIG. 5) were obtained, and after thoroughly stirring with a mixer, the mixed raw materials were heated to a predetermined temperature ( It was placed in a platinum crucible raised to 1350 ° C. to 1550 ° C. and melted for 2 hours. Thereafter, the melt was poured into a water-cooled roll to obtain flaky glass flakes. The glass flakes were pulverized with a ball mill until the average particle size became 5 ⁇ m to obtain a powdery glass composition.
- raw materials used in the examples SiO 2, H 3 BO 3 , Al 2 O 3, ZnO, a CaCO 3, MgO, BaCO 3, NiO and PbO.
- Evaluation item 1 (environmental impact)
- One of the objects of the present invention is that it is possible to manufacture a semiconductor device with a high withstand voltage as in the case of using a conventional “glass material containing lead silicate as a main component using a glass material not containing lead”. "Yes” was given when the lead component was not included, and "X” was given when the lead component was included.
- Evaluation item 2 (firing temperature) If the firing temperature is too high, the influence on the semiconductor device being manufactured increases. Therefore, when the firing temperature is 1100 ° C. or lower, an evaluation of “O” is given, and when the firing temperature exceeds 1100 ° C., Evaluation was given.
- Evaluation item 4 (average linear expansion coefficient) A flaky glass plate is prepared from the melt obtained in the above-mentioned section “1. Preparation of sample”, and the average linear expansion of the glass composition at 50 ° C. to 550 ° C. using the flaky glass plate. The rate was measured. As a result, when the difference between the average linear expansion coefficient of the glass composition at 50 ° C. to 550 ° C. and the linear expansion coefficient of silicon (3.73 ⁇ 10 ⁇ 6 ) is “0.7 ⁇ 10 ⁇ 6 ” or less, “ An evaluation of “O” was given, and an evaluation of “X” was given when the difference exceeded “0.7 ⁇ 10 ⁇ 6 ”.
- the average linear expansion coefficient is measured using a thermomechanical analyzer TMA-60 manufactured by Shimadzu Corporation using a silicon single crystal having a length of 20 mm as a standard sample by a total expansion measurement method (temperature increase rate: 10 ° C./min). It was.
- Evaluation item 5 Presence / absence of crystallization
- the evaluation is “ ⁇ ” when it can be vitrified without crystallization.
- An evaluation of “x” was given when the change could not be made.
- Evaluation item 6 (whether or not bubbles are generated)
- a semiconductor device (pn diode) is manufactured by a method similar to the method for manufacturing the semiconductor device according to the first embodiment, and whether or not bubbles are generated inside the glass layer 124 (particularly, near the interface with the semiconductor substrate). Observed (preliminary evaluation). Further, the glass composition according to Examples 1 to 8 and Comparative Examples 1 and 2 is applied on a 10 mm square semiconductor substrate to form a layer made of the glass composition, and the layer made of the glass composition is fired. Then, a glass layer was formed, and it was observed whether bubbles were generated inside the glass layer (particularly in the vicinity of the interface with the semiconductor substrate) (this evaluation).
- FIG. 6 is a diagram for explaining the bubbles b generated in the glass layer 124 in the preliminary evaluation.
- FIG. 6A is a cross-sectional view of the semiconductor device when the bubble b is not generated
- FIG. 6B is a cross-sectional view of the semiconductor device when the bubble b is generated.
- FIG. 7 is a photograph shown to explain the bubbles b generated in the glass layer 124 in this evaluation.
- FIG. 7A is a photograph showing an enlarged boundary surface between the semiconductor substrate and the glass layer when the bubble b is not generated
- FIG. 7B is a semiconductor substrate and glass when the bubble b is generated. It is a photograph which expands and shows the interface with a layer.
- FIG. 8 is a cross-sectional TEM photograph of a portion including the boundary between the semiconductor substrate and the glass layer. As can be seen from FIG. 8, it was clearly confirmed that an insulating layer 121 (layer thickness: about 20 nm) was present between the semiconductor substrate and the glass layer 124.
- FIG. 9 is a diagram illustrating the reverse current in the example.
- FIG. 9A is a diagram showing a reverse current in Example 6
- FIG. 9B is a diagram showing a reverse current in Comparative Example 1.
- Evaluation item 8 (high temperature reverse bias tolerance) A semiconductor device manufactured by a method similar to the manufacturing method of the semiconductor device according to the first embodiment is molded with a resin to obtain a resin-encapsulated semiconductor device. Bias tolerance was measured. The high temperature reverse bias tolerance is measured every 5 minutes for 20 hours in a state where a sample is put into a thermostatic chamber / high temperature bias tester set to a temperature of 175 ° C. and a potential of 600 V is applied between the anode electrode and the cathode electrode. This was done by measuring the reverse current.
- FIG. 10 shows the results of the high temperature reverse bias test.
- the solid line indicates the reverse current for the sample prepared using the glass composition of Example 6, and the broken line indicates the reverse current for the sample manufactured using the glass composition of Comparative Example 1.
- the sample produced using the glass composition of Comparative Example 1 leaked with time even after the leakage current (reverse current) increased with the temperature rise immediately after the start of the high temperature reverse bias test. Since the current (reverse current) increased and reached a predetermined reverse current value 3 hours after the start of the high temperature reverse bias test, the high temperature reverse bias test was terminated.
- the sample produced using the glass composition according to Example 6 had a leakage current (reverse direction) after the leakage current (reverse direction current) increased as the temperature increased immediately after the start of the high temperature reverse bias test. It was found that (current) hardly increased. In this way, the leakage current (reverse current) increases as the temperature rises immediately after the start of the high temperature reverse bias test, and then the evaluation of “ ⁇ ” is given when the leak current (reverse current) hardly increases. An evaluation of “x” was given when the leak current (reverse current) increased with time even after the leak current (reverse current) increased with increasing temperature immediately after the reverse bias test was started.
- Comparative Examples 1 and 2 both had an evaluation of “x” in any evaluation item, and an overall evaluation of “x” was obtained. That is, in Comparative Example 1, the evaluation item 7 was evaluated as “x”. In Comparative Example 2, an evaluation of “x” was obtained in the evaluation items 1 and 8.
- Examples 1 to 8 evaluations of “ ⁇ ” were obtained for all evaluation items (evaluation items 1 to 8).
- any of the semiconductor device manufacturing methods according to Examples 1 to 8 can be fired at an appropriate temperature (for example, 1100 ° C.
- the semiconductor device manufactured by the semiconductor device manufacturing method according to Comparative Example 1 has a higher reverse current than the semiconductor device manufactured by the semiconductor device manufacturing method according to Example 6, as shown in FIG.
- the reverse current when the reverse voltage VR is 600 V is about 4.0 ⁇ A, which is a level that can be sufficiently used depending on the application.
- the glass layer is formed using the glass composition described in Embodiment 1, but the present invention is not limited to this.
- the glass layer is formed using electrophoresis, but the present invention is not limited to this.
- the glass layer may be formed by spin coating, screen printing, or other glass layer forming methods.
- the thickness of the insulating layer is within the range of 5 nm to 60 nm and the glass layer is formed using the electrophoresis method.
- the present invention is not limited to this. Absent.
- the glass layer may be formed by spin coating, screen printing, or other glass layer forming methods after the thickness of the insulating layer is in the range of 5 nm to 100 nm. In this case, if the thickness of the insulating layer is less than 5 nm, the effect of reducing the reverse current may not be obtained.
- the thickness of the insulating layer exceeds 100 nm, a layer made of a high-quality glass composition cannot be formed by the spin coating method, screen printing method, or other glass layer forming method in the next glass layer forming step. There is a case.
- the insulating layer made of a silicon oxide film is formed by a thermal oxidation method using dry oxygen (DryO 2 ), but the present invention is not limited to this.
- an insulating layer made of a silicon oxide film may be formed by a thermal oxidation method using dry oxygen and nitrogen (DryO 2 + N 2 ), or a silicon oxide film may be formed by a thermal oxidation method using wet oxygen (WetO 2 ).
- An insulating layer made of silicon oxide may be formed, or an insulating layer made of a silicon oxide film may be formed by a thermal oxidation method using wet oxygen and nitrogen (WetO 2 + N 2 ).
- an insulating layer made of a silicon oxide film may be formed by CVD.
- an insulating layer other than the silicon oxide film for example, an insulating layer made of a silicon nitride film may be formed.
- the present invention has been described by taking a diode (mesa type pn diode, planar type pn diode) as an example, but the present invention is not limited to this.
- the present invention can also be applied to all semiconductor devices (for example, thyristors, power MOSFETs, IGBTs, etc.) where the pn junction is exposed.
- a substrate made of silicon is used as the semiconductor substrate, but the present invention is not limited to this.
- a semiconductor substrate such as a SiC substrate, a GaN substrate, or a GaO substrate can be used.
- n - -type epitaxial layer 214 ... p + -type diffusion layer, 216 ... n + -type diffusion layer, 222 ... anode Electrode layer, 224 ... Cathode electrode layer, b ... Bubble
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Materials Engineering (AREA)
- Geochemistry & Mineralogy (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Life Sciences & Earth Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Formation Of Insulating Films (AREA)
Abstract
La présente invention concerne un procédé de production de dispositif à semi-conducteurs caractérisé en ce qu'il comprend, dans l'ordre, les étapes suivantes : une première étape, consistant à préparer un élément semi-conducteur comportant une section de saillie de jonction pn d'où fait saillie une jonction pn ; une deuxième étape, consistant à former une couche isolante de façon à recouvrir la section de saillie de jonction pn ; et une troisième étape, consistant à former sur la couche isolante une couche comprenant une composition de verre ne contenant sensiblement pas de plomb, puis à former une couche de verre sur la couche isolante par frittage de la couche comprenant la composition de verre. Ce procédé de production de dispositif à semi-conducteurs permet de produire de manière stable un dispositif à semi-conducteurs présentant un courant en sens inverse faible, doté d'une isolation améliorée, et n'affectant pas la composition de couche de verre ou les conditions de frittage, grâce au placement de la couche isolante entre le substrat semi-conducteur et la couche de verre. On obtient également un effet de tolérance à la polarisation inverse à haute température accrue par rapport aux dispositifs à semi-conducteurs classiques, lorsque le dispositif à semi-conducteurs obtenu est moulé en se servant d'une résine et lorsqu'il est traité pour obtenir un dispositif à semi-conducteurs scellé à la résine.
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013516274A JP5655140B2 (ja) | 2011-05-23 | 2012-05-08 | 半導体装置の製造方法及び半導体装置 |
DE112012003178.4T DE112012003178B4 (de) | 2012-05-08 | 2012-11-28 | Verfahren zur Herstellung einer Halbleitervorrichtung und Halbleitervorrichtung |
PCT/JP2012/080795 WO2013168314A1 (fr) | 2012-05-08 | 2012-11-28 | Procédé de fabrication de dispositif semi-conducteur et dispositif semi-conducteur |
CN201280005993.0A CN103518254B (zh) | 2012-05-08 | 2012-11-28 | 半导体装置的制造方法以及半导体装置 |
US13/980,435 US9941112B2 (en) | 2011-05-26 | 2012-11-28 | Method of manufacturing semiconductor device and semiconductor device |
JP2013516886A JP5340511B1 (ja) | 2012-05-08 | 2012-11-28 | 半導体装置の製造方法及び半導体装置 |
NL2010635A NL2010635C2 (en) | 2012-05-08 | 2013-04-15 | Method of manufacturing semiconductor device and semiconductor device. |
TW102113292A TWI553738B (zh) | 2012-05-08 | 2013-04-15 | half A manufacturing method of a conductor device, and a semiconductor device |
FR1354172A FR2990561B1 (fr) | 2012-05-08 | 2013-05-07 | Procede de fabrication de dispositif semi-conducteur et dispositif semi-conducteur; |
Applications Claiming Priority (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPPCT/JP2011/061714 | 2011-05-23 | ||
PCT/JP2011/061714 WO2012160632A1 (fr) | 2011-05-23 | 2011-05-23 | Composition de verre pour la protection de jonctions de semi-conducteurs, procédé de fabrication d'un dispositif à semi-conducteur et dispositif à semi-conducteur |
PCT/JP2011/061713 WO2012160631A1 (fr) | 2011-05-23 | 2011-05-23 | Composition de verre pour protection de jonction de semi-conducteurs, procédé pour la fabrication d'un dispositif à semi-conducteur et dispositif à semi-conducteur |
JPPCT/JP2011/061713 | 2011-05-23 | ||
PCT/JP2011/062134 WO2012160704A1 (fr) | 2011-05-26 | 2011-05-26 | Composition de verre pour protection de jonction de semi-conducteurs, procédé de production pour dispositif à semi-conducteur et dispositif à semi-conducteur |
JPPCT/JP2011/062134 | 2011-05-26 | ||
JPPCT/JP2011/069448 | 2011-08-29 | ||
PCT/JP2011/069448 WO2013030922A1 (fr) | 2011-08-29 | 2011-08-29 | Composition de verre pour protection de jonction de semi-conducteur, procédé de production de dispositif semi-conducteur et dispositif semi-conducteur |
JPPCT/JP2012/052108 | 2012-01-31 | ||
PCT/JP2012/052108 WO2013114562A1 (fr) | 2012-01-31 | 2012-01-31 | Composition de verre pour la protection de jonctions de semi-conducteurs, procédé de fabrication de dispositif à semi-conducteurs, et dispositif à semi-conducteurs |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012160962A1 true WO2012160962A1 (fr) | 2012-11-29 |
Family
ID=47217044
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2012/061780 WO2012160962A1 (fr) | 2011-05-23 | 2012-05-08 | Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs |
PCT/JP2012/061779 WO2012160961A1 (fr) | 2011-05-23 | 2012-05-08 | Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2012/061779 WO2012160961A1 (fr) | 2011-05-23 | 2012-05-08 | Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs |
Country Status (1)
Country | Link |
---|---|
WO (2) | WO2012160962A1 (fr) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014155739A1 (fr) * | 2013-03-29 | 2014-10-02 | 新電元工業株式会社 | Composition vitreuse pour protection de jonction de semi-conducteur, procédé de fabrication de dispositif semi-conducteur, et dispositif semi-conducteur |
US20140361416A1 (en) * | 2012-05-08 | 2014-12-11 | Shindengen Electric Manufacturing Co., Ltd. | Resin-sealed semiconductor device and method of manufacturing resin-sealed semiconductor device |
JPWO2013168521A1 (ja) * | 2012-05-08 | 2016-01-07 | 新電元工業株式会社 | 樹脂封止型半導体装置及びその製造方法 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3079662B1 (fr) * | 2018-03-30 | 2020-02-28 | Soitec | Substrat pour applications radiofrequences et procede de fabrication associe |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5240071A (en) * | 1975-09-26 | 1977-03-28 | Hitachi Ltd | Semiconductor device |
JPS5393783A (en) * | 1977-01-26 | 1978-08-17 | Nec Home Electronics Ltd | Mesa type semiconductor device |
JPS5526656A (en) * | 1978-08-17 | 1980-02-26 | Hitachi Ltd | Semiconductor element coverd with glass |
JPS57202742A (en) * | 1981-06-09 | 1982-12-11 | Toshiba Corp | Glass for semiconductor coating |
JPH01186629A (ja) * | 1988-01-14 | 1989-07-26 | Rohm Co Ltd | メサ型半導体素子の製造方法 |
JPH02163938A (ja) * | 1988-12-16 | 1990-06-25 | Fuji Electric Co Ltd | 半導体素子の製造方法 |
JP2001287984A (ja) * | 2001-02-23 | 2001-10-16 | Nippon Electric Glass Co Ltd | ガラスセラミックス組成物 |
-
2012
- 2012-05-08 WO PCT/JP2012/061780 patent/WO2012160962A1/fr active Application Filing
- 2012-05-08 WO PCT/JP2012/061779 patent/WO2012160961A1/fr active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5240071A (en) * | 1975-09-26 | 1977-03-28 | Hitachi Ltd | Semiconductor device |
JPS5393783A (en) * | 1977-01-26 | 1978-08-17 | Nec Home Electronics Ltd | Mesa type semiconductor device |
JPS5526656A (en) * | 1978-08-17 | 1980-02-26 | Hitachi Ltd | Semiconductor element coverd with glass |
JPS57202742A (en) * | 1981-06-09 | 1982-12-11 | Toshiba Corp | Glass for semiconductor coating |
JPH01186629A (ja) * | 1988-01-14 | 1989-07-26 | Rohm Co Ltd | メサ型半導体素子の製造方法 |
JPH02163938A (ja) * | 1988-12-16 | 1990-06-25 | Fuji Electric Co Ltd | 半導体素子の製造方法 |
JP2001287984A (ja) * | 2001-02-23 | 2001-10-16 | Nippon Electric Glass Co Ltd | ガラスセラミックス組成物 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140361416A1 (en) * | 2012-05-08 | 2014-12-11 | Shindengen Electric Manufacturing Co., Ltd. | Resin-sealed semiconductor device and method of manufacturing resin-sealed semiconductor device |
JPWO2013168521A1 (ja) * | 2012-05-08 | 2016-01-07 | 新電元工業株式会社 | 樹脂封止型半導体装置及びその製造方法 |
US9455231B2 (en) | 2012-05-08 | 2016-09-27 | Shindengen Electric Manufacturing Co., Ltd. | Resin-sealed semiconductor device and method of manufacturing the same |
US9570408B2 (en) | 2012-05-08 | 2017-02-14 | Shindengen Electric Manufacturing Co., Ltd. | Resin-sealed semiconductor device and method of manufacturing resin-sealed semiconductor device |
WO2014155739A1 (fr) * | 2013-03-29 | 2014-10-02 | 新電元工業株式会社 | Composition vitreuse pour protection de jonction de semi-conducteur, procédé de fabrication de dispositif semi-conducteur, et dispositif semi-conducteur |
JP5631497B1 (ja) * | 2013-03-29 | 2014-11-26 | 新電元工業株式会社 | 半導体接合保護用ガラス組成物、半導体装置の製造方法及び半導体装置 |
US9236318B1 (en) | 2013-03-29 | 2016-01-12 | Shindengen Electric Manufacturing Co., Ltd. | Glass composition for protecting semiconductor junction, method of manufacturing semiconductor device and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
WO2012160961A1 (fr) | 2012-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5340511B1 (ja) | 半導体装置の製造方法及び半導体装置 | |
US9698069B2 (en) | Glass composition for protecting semiconductor junction, method of manufacturing semiconductor device and semiconductor device | |
US9941112B2 (en) | Method of manufacturing semiconductor device and semiconductor device | |
US9006113B2 (en) | Glass composition for protecting semiconductor junction, method of manufacturing semiconductor device and semiconductor device | |
WO2013168236A1 (fr) | Dispositif semi-conducteur scellé à la résine, et procédé de production de dispositif semi-conducteur scellé à la résine | |
US10186425B2 (en) | Method of manufacturing semiconductor device and resist glass | |
JP5508547B1 (ja) | 半導体接合保護用ガラス組成物、半導体装置の製造方法及び半導体装置 | |
WO2012160962A1 (fr) | Procédé de production de dispositif à semi-conducteurs, et dispositif à semi-conducteurs | |
US9099483B2 (en) | Glass composition for protecting semiconductor junction, method of manufacturing semiconductor device and semiconductor device | |
JP5655140B2 (ja) | 半導体装置の製造方法及び半導体装置 | |
JP4993399B1 (ja) | 半導体接合保護用ガラス組成物、半導体装置の製造方法及び半導体装置 | |
JP5139596B2 (ja) | 半導体接合保護用ガラス組成物、半導体装置の製造方法及び半導体装置 | |
JP5655139B2 (ja) | 半導体装置の製造方法及び半導体装置 | |
JP5848821B2 (ja) | 半導体接合保護用ガラス組成物、半導体装置の製造方法、半導体装置及び半導体接合保護用ガラス組成物の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12790041 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2013516274 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12790041 Country of ref document: EP Kind code of ref document: A1 |