Classifications

• • H—ELECTRICITY
  • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
  • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
  • H02M3/00—Conversion of dc power input into dc power output
  • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
  • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
  • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
  • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
  • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
  • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
  • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
• • H—ELECTRICITY
  • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
  • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
  • H02M1/00—Details of apparatus for conversion
  • H02M1/0003—Details of control, feedback or regulation circuits
  • H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
  • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
  • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
  • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Definitions

• This relates to power supply circuits; and, more specifically, to DC-DC converters and methods of DC-DC conversion.
• a DC-DC converter is a circuit that generates a regulated direct current (DC) output voltage from a power source such as, for example, an unregulated DC input voltage.
• a regulated output voltage generally refers to a constant- value output voltage despite changes in the value of the current drawn (within a range) from the converter.
• the regulated DC output voltage of a DC-DC converter may be used as a power supply for powering electronic circuits, the electronic circuits thus constituting a load(s) and drawing a load current from the DC-DC converter.
• DC-DC converters may include linear as well as switching converters.
• a switching (or switch-mode) DC-DC converter generally refers to a converter that employs transistors operated to be switched ON and OFF to generate the desired output DC voltage from the input DC voltage.
• a switching DC-DC converter may employ a smoothing circuit (e.g., filters, using inductors and capacitors) to obtain a constant value DC voltage from a pulsed/switching output voltage generated by the switching operation of the transistors.
• Linear converters refer to DC- DC converters in which the resistance of a transistor operated in the linear region is controlled to generate a desired output DC voltage from an input DC voltage.
• Efficiency of a DC-DC converter is generally the ratio of the total output power delivered to a load (or loads) powered by the output of the DC-DC converter and the total power consumed by the DC-DC converter in delivering the output power, and may be specified, for example, as a percentage.
• the efficiency of a DC-DC converter may be poorer (smaller) at low load currents than at relatively higher load currents.
• one or more circuit portions or functional blocks of a mobile phone may be powered-down when the mobile phone is not being used to process voice calls and/or when other utilities and applications provided by the mobile phones are not being used.
• the load current drawn by the mobile phone from a DC-DC converter used to supply power to the mobile phone may be termed to be 'low' compared to, for example, when the mobile phone is being used to make voice calls.
• An output stage of a DC-DC converter includes a first transistor and a second transistor.
• the ON and OFF durations of each of the first transistor and the second transistor are controlled to cause generation of a regulated DC voltage on an output node of the DC-DC converter.
• the regulated DC voltage is generated within a tolerance range between an upper limit and a lower limit.
• the output stage further includes a bias transistor coupled between the first transistor and the second transistor, with a current terminal of the bias transistor being coupled to the output node.
• a voltage regulator biases the bias transistor at a fixed bias voltage.
• the voltage regulator is operable in one of a first mode and a second mode.
• the voltage regulator consumes a larger current in the first mode than in the second mode. If the current drawn from the output node is below a low-current threshold and the regulated DC voltage has a value between the upper limit and the lower limit, the voltage regulator is operated in the second mode, the voltage regulator being operated in the first mode otherwise.
• FIG. 1 is a block diagram of an example device in which embodiments of the invention can be implemented.
• FIG. 2 shows details of an output stage of a DC-DC converter embodiment.
• FIG. 3 shows variations in a bias voltage provided to bias a transistor used in an output stage of the DC-DC converter.
• FIG. 4 shows operational states of components and current and voltage waveforms at nodes of an output stage of the DC-DC converter.
• FIG. 1 shows a mobile phone 100 including a switching DC-DC converter 110 and a communication block 120.
• Communication block 120 includes a GSM (Global System for Mobile Communication) block 130, an application block 160, a memory 170, a display 180 and an input/output (I/O) block 150.
• GSM Global System for Mobile Communication
• the components/blocks of mobile phone 100 in FIG. 1 are shown merely by way of illustration.
• Mobile phone 100 may contain more or fewer components/blocks, and may be implemented according to other technologies as well.
• mobile phone 100 may be implemented according to code division multiple access (CDMA) technology instead of GSM technology.
• CDMA code division multiple access
• techniques for reducing power consumption in DC-DC converters described below can be applied in other devices and in other environments as well.
• FIG. 1 The blocks of FIG. 1 may be implemented either as separate integrated circuits
• antenna 199 (as well as one or more of components such as filters, assumed to be contained within block 130) of FIG. 1 may be mounted on a printed circuit board (PCB), with corresponding PCB trace(s) providing the electrical connectivity represented by path 149.
• PCB printed circuit board
• Converter 110 represents a switching converter, and operates to generate a regulated DC voltage on path 112 from an unregulated DC voltage received from a power source, such as a battery, on path 101.
• the regulated DC voltage on path 112 supplies power for the operation of the components and blocks of communication block 120.
• the DC voltage level on path 101 is generally different from the DC voltage level on path 112.
• voltage on path 112 is less than power supply voltage 101, converter 110 being a buck regulator.
• converter 110 may be implemented as a boost regulator as well, with output voltage 112 being greater than power supply voltage 101.
• Converter 110 may receive a signal on path 121 from communication block 120, with the signal specifying if communication block 120 is in a standby (low-power mode) or not.
• Communication block 120 receives the regulated DC voltage on path 112.
• the regulated DC voltage is used as a power supply for the operation of the internal blocks and components of communication block 120.
• GSM block 130 is shown containing GSM transceiver 140 and transmit antenna
• GSM block 130 may contain a receive antenna and filters as well, but are not shown in FIG. 1.
• GSM block 130 operates to provide wireless telephone operations, with GSM transceiver 140 containing receiver and transmitter sections to perform the corresponding receive and transmit functions.
• I/O block 150 provides a user with the facility to provide inputs via path 155, for example, to dial numbers.
• I/O block 150 may provide outputs received from application block 160 also on path 155. Such outputs may include data, voice, images etc.
• I/O block 150 communicates with application block 160 via path 156.
• Application block 160 may contain corresponding hardware circuitry (e.g., processors), and operates to provide various user applications provided by mobile phone 100. The user applications may include voice call operations, data transfers, providing positioning information, etc. Application block 160 may operate in conjunction with I/O block 150 to provide such features.
• Application block 160 generates signal 121 based on a determination of whether GSM block 130 and/or other blocks (including some or all portions of application block 160) in communication block 120 are in a low-power mode (e.g., standby mode) or not.
• Application block 160 may make such determination in a known way.
• GSM transceiver 130 may set a bit in a register (readable via path 164) specifying whether GSM transceiver 130 is in a power-down mode.
• Display 180 displays image frames and user-provided input in response to the corresponding display signals received from application block 160 on path 168.
• the images frames may be generated by a camera provided in mobile phone 100, but not shown in FIG. 1.
• Display 180 may contain memory (frame buffer) internally for temporary storage of pixel values for image-refresh purposes, and may be implemented, for example, as a liquid crystal display screen with associated control circuits.
• Memory 170 stores program (instructions) and/or data (provided via path 167) used by applications block 160, and may be implemented as RAM, ROM, flash, etc, and thus contains volatile as well as non- volatile storage elements, and represents a computer (or a machine) readable medium.
• One or more blocks of mobile phone 100 may be powered-down when the corresponding feature is not being used.
• portions of GSM transceiver 140 may be set to low-power or power-down mode when voice calls are not being transmitted and received. In such a scenario, the load current drawn by communication block 120 from DC-DC converter is lower than otherwise.
• FIG. 2 illustrates the details of an example output stage of converter 110.
• the output stage is shown containing P-type MOS (PMOS) transistor 220, N-type MOS (NMOS) transistor 240, bias transistor 230, amplifier 210, and control block 280.
• Inductor 260 and capacitor 270 form an LC filter and smoothen the waveform at node 234 to generate a DC voltage at output node 112 (Vout), which is the regulated DC power supply voltage generated by converter 110.
• Vout 112 may be generated to have a value within a tolerance range specified by an upper limit (Vu) and a lower limit (VI).
• Each of transistors 220, 230 and 240 may be implemented as a drain-enhanced MOS transistor.
• converter 110 is implemented in integrated circuit (IC) form, while inductor 260 and capacitor 270 are implemented as discrete components, external to converter 110. However, in alternative embodiments, inductor 260 and capacitor 270 may also be integrated on-chip, i.e., within IC 110. Converter 110 may include various other components and blocks required for its operation, but not shown in FIG. 2 for conciseness.
• Terminals 201 and 299 represent power supply and ground terminals respectively. The power supply received on terminal 201 may be the same as, or be derived from, the power supply received on terminal 101 of FIG. 1.
• Each of transistors 220 (first transistor) and 240 (second transistor) is operated as a switch, and receives corresponding switching waveforms from a pulse generation block, not shown in FIG. 2.
• Switching waveforms provided on paths 221 and 241 are substantially the same, but are generated to ensure that ON-intervals of transistors 220 and 240 do not overlap.
• the duration (pulse-width) and/or frequency of the pulses of the switching waveforms provided on paths 221 and 241 may be modulated by the pulse generation block, according to the specific technique employed (pulse-width modulation or pulse-frequency modulation) to enable generation of a desired value of voltage at node (output node) 112 (Vout).
• the pulse generation block may receive voltages indicative of the output voltage (on output node 112) to adjust the pulse- width or pulse frequency of signals provided on nodes 221 and 241 to provide (and maintain) the output 112 (Vout) at the desired voltage level.
• the pulse generation block may also operate to limit the current drawn (by a load, not shown) from output node 112, thereby providing output current- limiting.
• Transistors 220, 240 and 230 may be implemented as drain-enhanced power
• the power supply voltage (power source) received on path 201 may be of a value (greater than a safe threshold value) that may result in transistor 220 being subjected to voltage stresses beyond a safe limit, if bias transistor 230 were not used. In the absence of bias transistor 230, transistor 220 would be directly connected in series with transistor 240 in a CMOS inverter configuration.
• the use of a power supply voltage 201 exceeding the safe threshold value may cause terminal pairs (gate-to-source, drain-to- source, etc.) to be subjected to voltages in excess of the safe limit.
• the voltage across the gate and source terminals of transistor 220 can have a value of 1.8.
• the voltage across gate and drain terminals of transistor 220, when transistor 220 is OFF and transistor 240 is ON will be 3.6V.
• Such reliability problems may be of even greater concern if voltage 201 is higher, such as for example, 4.8V.
• Bias transistor 230 is connected in series between transistors 220 and 240, and prevents transistor 220 from being subjected to voltages beyond the safe limit.
• the gate terminal 231 of bias transistor 230 is maintained (ideally) at a constant bias voltage (Vpb) throughout the operation of converter 110.
• Amplifier 210 shown implemented as a unity-gain feedback amplifier, receives a constant reference voltage 202 (VREF1) on its non-inverting input terminal, and generates the constant bias voltage Vpb on path 231.
• component 210 may be implemented using other approaches, and may generally be viewed as a voltage regulator operating to maintain the bias voltage on path 231 at a constant level.
• a low-dropout voltage regulator (LDO) is implemented in place of amplifier 210.
• Voltage regulator (LDO) 210 receives a power supply for operation from terminal 201.
• Parasitic capacitances 232 and 233 that may be present between gate and source terminals, and gate and drain terminals respectively of bias transistor 230 may cause bias voltage V231 to vary with respect to time as shown in FIG. 3.
• t31 represents a time instance at which transistor 220 is switched-ON, transistor 240 being switched-OFF slightly before transistor 220 is switched ON
• the presence of parasitic capacitance 232 causes voltage (noted as V231 in FIG. 3) at the gate terminal of bias transistor 230 to rise to the power supply voltage V201 provided on path 201.
• Voltage regulator 210 operates to reduce V231 back to Vpb, and V231 settles back to Vpb at t32.
• interval t31 to t32 thus represents a transient on gate terminal 231 during which V231 is not at the constant level Vpb.
• t33 represents a time instance at which transistor 240 is switched-ON, transistor 220 being switched-OFF slightly before turning ON transistor 240.
• Parasitic capacitance 233 causes V231 to reduce to ground potential (V299).
• Voltage regulator operates to increase V231 back to Vpb, and V231 settles back to Vpb at t34.
• Interval t33 to t34 also represents a transient on gate terminal 231 during which V231 is not at the ideally constant level Vpb.
• Deviations at node 231 from Vpb may increase the ON-resistance of bias transistor 230, and result in increased power dissipation in transistor 230, thereby reducing the efficiency of converter 110.
• the deviations may also adversely affect the reliability of transistors 220 and 230 (the reliability of transistor 230 being affected if the value of V231 goes very low) due to the changed bias conditions of bias transistor 230 during the transients.
• voltage regulator 210 is implemented as a high-bandwidth (wide-band) regulator to enable such quick recovery, or to maintain V231 constant at Vpb (fixed bias voltage).
• voltage regulator 210 As a high- bandwidth component is that the current drawn from power supply 201 may be relatively high. In particular, the current drawn from power supply 201, and thus the additional power consumed by converter 110, may reduce the efficiency of converter 110 to unacceptable levels at low load currents.
• voltage 112 is 1.8V
• V201 is 3.6V
• current (Ipb)drawn by voltage regulator 210 is 200 micro Amperes ( ⁇ )
• load current (Iload) drawn by a load from output 112 (Vout) is 100 ⁇ , and ignoring losses in converter 110 due to other effects, efficiency of converter 110 equals 25%.
• the 'low-current' threshold may correspond to the current drawn by block 120 from converter 110 (via path 112) when one or more of blocks 130, 150, 160, 170, and 180 is powered-down. For example, when mobile phone 100 is not being used to process voice calls, block 130 may be powered down, and the current drawn from converter 110 may be lesser than a corresponding low-current threshold.
• FIG. 4 shows operational states of some of the components as well as the current and voltage waveforms at some nodes of converter 110, when Iload is below the low-current threshold.
• Waveform 410 represents the operational states of switches 220 and 240 when Iload is below the low-current threshold.
• Voltage levels 420 (Vu) and 430 (VI) respectively represent upper and lower limits within which voltage 112 (Vout) is allowed to vary. The range Vh-Vl thus represents a tolerance range with which voltage 112 (Vout) is provided.
• Waveform 440 represents the magnitudes of the current (Ipb) drawn by voltage regulator 210.
• switches 220 and 240 are operated to be ON and OFF, similar to the manner in which they may be operated normally. However, both of switches 220 and 240 are maintained in an OFF state (i.e., switched OFF for the entire duration) in non-switching intervals 450 (t42 to t43) and 460 (t44 to t45).
• Voltage 112 (Vout) is shown as reducing from the upper limit (Vh) to the lower limit (VI) in each of intervals 450 and 460 shown in FIG. 2. In intervals t41 to t42, t43 to t44 and t45 to t46 (switching intervals), voltage 112 (Vout) rises to Vh.
• Voltage regulator 210 is implemented with the ability to source & sink current, and to operate in one of a full-power mode and a low-power mode.
• voltage regulator 210 draws high current from power supply 201 to enable operation as a wideband component.
• voltage regulator 210 draws relatively lesser current from power supply 201 than in the full-power mode.
• voltage regulator generates bias voltage Vpb on path 231.
• voltage regulator 210 In non-switching intervals 450 and 460, voltage regulator 210 is operated in the low-power mode, and consequently current 440 (Ipb) is low (460 (Iql)). In switching intervals (t41 to t42, t43 to t44 and t45 to t46), voltage regulator 210 is operated in the full-power mode and current 440 (Ipb) is relatively larger (value indicated by 450 (Iqh)) than in the lower-power mode (value indicated by 460 (Iql)), as illustrated by waveform 440 in FIG. 4.
• control block 280 contains a comparator that senses if output voltage 112 (Vout) has reached the high threshold Vu. Output voltage 112 level equaling Vu indicates that both of switches 220 and 240 will both be switched OFF. The output of the comparator is used to set regulator 210 to a low power mode.
• Control block 280 receives voltage values representing the upper limit (Vu) on path 282 and the lower limit (VI) on path 283. The values on paths 282 and 283 may be generated, for example, by voltage references (not shown), or using a voltage divider network. Control block 280 also receives voltage 112 (Vout). On path 121, control block 280 receives a signal from application block 160 (FIG.
• Control block 280 generates a signal (control output) on path 281, which is provided as an input to voltage regulator 210.
• One logic value of signal 281 sets voltage regulator 210 in a low -power (low-current consumption) mode, and the other logic value sets voltage regulator 210 in (normal) full -power mode.
• control block 280 compares the value of voltage 112 (Vout) with upper limit (Vu) and lower limit (VI). If voltage 112 is less than the lower limit (VI), control block 280 sets signal 281 to the logic level (referred to for convenience as the full-power logic level) that sets voltage regulator 210 to the full-power mode. Control block 210 maintains signal 281 in the full-power logic level till voltage 112 (Vout) equals the upper limit (Vu). Once voltage 112 (Vout) equals Vu, control block sets signal 281 to the logic level (referred to for convenience as the low-power logic level) that sets voltage regulator 210 to the low-power mode.
• Control block 210 maintains signal 281 in the low-power logic level till voltage 112 (Vout) equals (or drops below) the lower limit (VI) due to Iload, and the control block 210 continues to set signal 281 to the appropriate level till Iload increases to a value equal to or greater than the low-current threshold.
• Capacitor 270 provides Iload in the non-switching intervals.
• the low-power logic level of signal 281 is shown as logic high, and the full-power logic level is shown as logic low.
• 112 (Vout) equals VI, and control block 280 sets signal 281 to logic low, thereby enabling voltage regulator 210 to operate with full -power.
• 112 (Vout) equals Vu, and control block 280 sets signal 281 to logic high, thereby enabling voltage regulator 210 to operate in the low-power mode.
• signal 281 is shown as being logic low in intervals t43-t44 and t45-t46, and as logic high in intervals t42-t43 and t44-t45.
• Waveform 440 shows the values of Ipb in each of the corresponding time intervals.
• Current level 450 (Iqh) represents the current (Ipb) drawn in the full-power mode
• current level 460(Iql) represents the current (Ipb) drawn in the low-power mode.
• the average value of Ipb is specified by equation (1) below:
• Iavg [(Iqh * Tsw) + (Iql * Tnsw)]/ [(Tsw + Tnsw)];
• Iavg represents the average current
• Tsw represents the duration of a switching interval
• Tnsw represents the duration of a non-switching interval
• Iavg approximately equals Iql.
• the reduction in the average value of Ipb results in reduced power consumption in voltage regulator 210, and thereby improves efficiency of converter 110 when Iload is less than the low-current threshold.
• Whether Iload is greater than (or equal to) the low-current threshold or less than the low-current threshold may be determined in any of several other well-known ways as well. One technique, as already noted above, may be based on an output signal (e.g., signal 121 of FIG. 1) generated by a circuit (e.g., application block 160 of FIG.
• a low-valued resistor (implemented for example, as a metal resistor) can be connected between power supply terminal 201 and the source terminal of transistor 220, and the voltage drop across the resistor can be provided as an input to control block 280, the voltage drop across the low- valued resistor being representative of the load current Iload.
• a current mirror circuit can be implemented to mirror the current flowing through transistor 220, the mirrored current generated by the current mirror circuit being indicative of the load current Iload.
• Such current mirror would be implemented with its gate and source terminals connected respectively to the gate and source terminals of transistor 220, and can be implemented in a known way.
• converter 110 implemented as described above, battery power (assuming power source 101 of FIG. 1 is provided by a battery) of mobile phone 100 may be conserved, and the need to frequently recharge the battery may be reduced.
• terminals/nodes are shown with direct connections to various other terminals, it should be appreciated that additional components (as suited for the specific environment) may also be present in the path, and accordingly the connections may be viewed as being electrically coupled to the same connected terminals.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Dc-Dc Converters (AREA)
• Direct Current Feeding And Distribution (AREA)

Priority Applications (2)

Applications Claiming Priority (2)

Publications (2)

Family

ID=45696273

Family Applications (1)

Country Status (4)

Families Citing this family (12)

Citations (4)

Family Cites Families (19)

• 2010
  • 2010-08-30 US US12/870,868 patent/US8487598B2/en active Active
• 2011
  • 2011-08-30 CN CN201180037169.9A patent/CN103430439B/zh active Active
  • 2011-08-30 WO PCT/US2011/049736 patent/WO2012030824A2/en active Application Filing
  • 2011-08-30 JP JP2013527192A patent/JP5965905B2/ja active Active

Patent Citations (4)

Also Published As

Similar Documents

Legal Events