WO2010116864A1 - 逐次比較型ad変換回路 - Google Patents
逐次比較型ad変換回路 Download PDFInfo
- Publication number
- WO2010116864A1 WO2010116864A1 PCT/JP2010/054384 JP2010054384W WO2010116864A1 WO 2010116864 A1 WO2010116864 A1 WO 2010116864A1 JP 2010054384 W JP2010054384 W JP 2010054384W WO 2010116864 A1 WO2010116864 A1 WO 2010116864A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- comparison
- voltage
- circuit
- capacitor
- terminal
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/069—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
- H03M1/466—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors
- H03M1/468—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors in which the input S/H circuit is merged with the feedback DAC array
Definitions
- the present invention relates to a technique for improving conversion accuracy in a successive approximation AD converter circuit, and more particularly to a technique suitable for use in an AD converter circuit having a chopper comparator.
- Portable electronic devices such as mobile phones, PDAs (Personal Digital Assistants), and digital cameras are equipped with a microprocessor to control the system inside the device, and the microprocessor monitors the temperature, battery voltage, etc. Control is in progress. Therefore, equipment is provided with sensors for detecting temperature, battery voltage, etc., and a microprocessor with an A / D conversion circuit for converting analog signals from these sensors into digital signals is used. There are many.
- the A / D conversion circuit built in the microprocessor or the like has a small circuit scale.
- an A / D conversion circuit for example, an A / D conversion circuit using a so-called chopper type comparator using a CMOS inverter as an amplifier as shown in FIG. 15 is known.
- a switch (sampling switch) SS1 on the analog signal input side is turned on with the sampling clock short-circuited between the input and output terminals of the CMOS inverter, and the logical threshold voltage of the inverter is used as a reference.
- the input signal Vin is sampled into the capacitor Cs.
- the sampling switch SS1 is turned off, the switch SS2 on the comparison voltage input side is turned on, the comparison voltage Vref is applied to the sampling capacitor Cs, and the input and output of the CMOS inverter are shut off, whereby each inverter becomes an amplifier. Operates and changes output.
- the output since the input is amplified by the three-stage inverter, the output becomes the power supply voltage Vcc or the ground potential GND which is almost at the logic level, and the determination result of the magnitude relation between Vin and Vref is output.
- the comparison voltage Vref generated by the local DAC is switched according to the determination result, and the magnitude determination of Vin and Vref is repeated again, thereby gradually narrowing down the candidates as shown in FIG. 15A and the AD conversion result. Get.
- one determination error particularly when a determination error occurs at an early stage, repeats an erroneous determination with an inappropriate comparison voltage thereafter, as shown in FIG.
- an incorrect AD conversion result is output. Therefore, an A / D conversion circuit is proposed in which the conversion accuracy is improved by switching the output of the local DAC, that is, the comparison voltage Vref during one cycle (1 bit) comparison, and increasing the number of comparison points twice. (Patent Document 1).
- Patent Document 1 has an advantage that it can be applied without changing the basic circuit configuration, since the comparison operation is performed twice in one cycle, the case of the same clock frequency is used. In this case, the time required for conversion is doubled. Further, if the clock frequency is increased in order to shorten the conversion time, there is a problem that a determination is likely to be made before the comparison voltage has completely changed, and a comparison error is likely to occur.
- the present invention has been made paying attention to the problems as described above, and the object of the present invention is to reduce erroneous comparison determination and improve conversion accuracy in a successive approximation AD converter circuit without extending the time required for conversion. Is to be able to.
- a comparison circuit that includes a plurality of amplification stages connected in cascade via a coupling capacitor, determines the magnitude of the input analog voltage and the comparison voltage, a register that sequentially captures and holds the determination result of the comparison circuit, and a value of the register
- a successive approximation AD converter circuit comprising: a local DA converter circuit that converts the voltage into a voltage and generates the comparison voltage;
- the comparison circuit is A first comparison section having a first amplification stage and a second comparison section having a second amplification stage, each having a first amplification stage in common among the plurality of amplification stages and connected to each subsequent stage via a coupling capacitor;
- a first comparison point shift circuit connected to the input terminal of the first amplification stage and a second comparison point shift circuit connected to the input terminal of the second amplification stage;
- a logic circuit unit that generates a predetermined code in accordance with an output of the first comparison unit and an output of the second comparison unit, and performs a calculation process on
- the local DA converter circuit performs the previous comparison operation in the next comparison operation.
- the local DA converter circuit generates the same voltage as the comparison voltage in the previous comparison operation when the second code is generated.
- the local DA converter circuit is configured to generate a voltage lower than the comparison voltage in the previous comparison operation.
- the comparison voltage in the next comparison operation changes according to the previous comparison result, so that even if a comparison error occurs, the determination can be led in the direction of correcting the error in the subsequent comparison operation.
- a conversion result with few errors can be obtained.
- each of the first comparison point shift circuit and the second comparison point shift circuit includes a first capacitor having one terminal connected to an input terminal of the first amplification stage or an input terminal of the second amplification stage.
- the first comparison point shift circuit and the second comparison point shift circuit can be realized with a relatively simple circuit.
- the resolution of the AD conversion circuit is n bits
- the potential difference between the upper limit and the lower limit of the AD convertible voltage range is FS
- the comparison voltage shifted by the first comparison point shift circuit and the second comparison point shift circuit When the shift amount is ⁇ V, the switching voltage or the capacitance values of the first capacitor and the second capacitor so as to satisfy ⁇ V ⁇ FS / 2 n * 2 (k ⁇ 2) in the comparison operation of the k-th bit. Is configured to be changed.
- the local DA converter circuit has a capacitor array including a plurality of weight capacitors, one terminal of which is commonly connected to the input terminal of the comparison circuit, and the other terminal of the plurality of weight capacitors.
- a changeover switch circuit capable of applying an analog voltage or a first reference voltage or a second reference voltage;
- the local DA converter circuit includes a ladder resistor provided between a first node to which the first reference voltage is applied and a second node to which the second reference voltage is applied, and one of the ladder resistors Selecting means for extracting the potential from the node,
- the changeover switch circuit determines a connection state according to the values of a plurality of bits on the upper side of the register, applies an input analog voltage to the other terminal of the plurality of weight capacitors in a first period, Applying the first reference voltage or the second reference voltage to the other terminal of the plurality of weight capacitors according to the value of the first register during a period;
- the selection means determines a potential to be extracted according to the values of a plurality
- the local DA converter circuit by configuring the local DA converter circuit with the capacitor array and the ladder resistor, an increase in the circuit scale of the local DA converter circuit can be suppressed even when the number of conversion bits of the AD converter circuit is large, Since the ladder resistor of the local DA converter circuit can be shared as a switching voltage generating means used in the comparison point shift circuit, an increase in circuit scale can be suppressed.
- the comparison circuit includes: Having a CMOS inverter as the amplification stage, a switch element provided between the input and output terminals of each CMOS inverter, and a coupling capacitor provided between the CMOS inverters, In the first period, the switch element is turned on, a voltage corresponding to the logic threshold of the CMOS inverter is applied to one terminal of the sampling capacitor, and an input analog voltage is taken in based on the voltage, In a second period, the sampling capacitor is charged with a charge corresponding to the potential difference between the input analog voltage and the comparison voltage, and the switch element is turned off to amplify the potential of the sampling capacitor by the CMOS inverter To be configured.
- the area occupied by the circuit can be reduced and the conversion operation can be performed at a higher speed than when a comparison circuit using a differential amplifier circuit having a large number of elements constituting the circuit as an amplification stage is used. be able to.
- the comparison circuit includes: A differential amplifier circuit is provided as the amplification stage, and is provided between the differential amplifier circuit and a switch element provided between input / output terminals of each differential amplifier circuit or between an input terminal and a constant potential point. And having a coupling capacity In the first period, the switch element is turned on, and an input analog voltage is taken into the sampling capacitor. In the second period, the switch element is turned off, and the differential amplifier circuit amplifies the potential difference between the input analog voltage taken into the sampling capacitor and the comparison voltage from the local DA converter circuit. You may comprise.
- amplification stage of the comparison circuit As described above, by configuring the amplification stage of the comparison circuit with a differential amplification circuit, it is possible to perform conversion with higher accuracy than in the case of the CMOS inverter. Therefore, when designing an AD converter circuit that prioritizes accuracy, a comparator circuit having a differential amplifier circuit as an amplification stage is used. When an AD converter circuit that prioritizes speeding up or cost reduction is designed, a CMOS inverter is used. It is preferable to selectively use a comparison circuit having an amplification stage.
- FIG. 1 is a circuit configuration diagram showing an embodiment of a successive approximation AD converter circuit according to the present invention. It is a circuit block diagram which shows the modification of the amplification stage which comprises the comparison circuit of the AD converter circuit of embodiment.
- FIG. 6 is an operation explanatory diagram showing a part of the comparison operation of the (n ⁇ 1) th bit and the comparison operation of the (n ⁇ 2) th bit in the AD conversion circuit of the embodiment. It is explanatory drawing which shows an example of the change of the output voltage of local DAC during the conversion operation at the time of performing AD conversion in the AD conversion circuit of embodiment. It is explanatory drawing which shows the method of the process of the code which shows the comparison result of each bit in the AD conversion circuit of embodiment taking 4 bit AD conversion as an example.
- FIG. 6 is a conversion explanatory diagram illustrating how AD conversion progresses when the determination result is first (1, 0) in the AD conversion circuit of the embodiment. It is conversion explanatory drawing which shows the mode of progress of AD conversion when the determination result becomes (0, 1) first in the AD conversion circuit of embodiment.
- FIG. 6 is a conversion explanatory diagram illustrating a state of progress of AD conversion when a determination result is (0, 0) first in the AD conversion circuit of the embodiment.
- FIG. 3 is a circuit configuration diagram showing a second embodiment of a successive approximation AD converter circuit according to the present invention. It is a circuit block diagram which shows the other Example of the chopper type comparator in the AD converter circuit which concerns on this invention.
- FIG. 1 shows an embodiment of a successive approximation AD converter circuit according to the present invention.
- the AD conversion circuit shown in FIG. 1 is a sample-and-hold circuit 11 that alternately samples an analog input Vin input to an analog input terminal and a comparison voltage Vref applied to a reference voltage terminal to hold a difference voltage.
- a chopper comparator 12 that amplifies the differential voltage sampled by the sample and hold circuit 11, a successive approximation register 13 that sequentially captures the output of the chopper comparator 12, and a signal output from the register 13
- a local DA converter circuit 14 that outputs a voltage obtained by DA-converting the output code of the register 13 as a comparison voltage Vref when the switch is switched.
- the sample and hold circuit 11 includes a pair of sampling switches SS1 and SS2 that are complementarily turned on and off by a sampling clock ⁇ s and a clock / ⁇ s having a phase opposite to the sampling clock ⁇ s, a connection node between the switches SS1 and SS2, and the chopper comparator
- the sampling capacitor Cs is connected between 12 input terminals.
- the chopper comparator 12 has three CMOS inverters INV1, INV21, INV31 connected in cascade through coupling capacitors C21, C31, and switches S1, S21, S31 for short-circuiting the input / output terminals for each inverter.
- a first comparator section CMP1 having a comparison point shift circuit CPS1 connected to the input side of the second-stage inverter INV21 and the first-stage inverter INV1 in common and two capacitors via coupling capacitors C22 and C32 at the subsequent stage.
- the CMOS inverters INV22 and INV32 are connected in cascade, and a second comparator unit CMP2 having a comparison point shift circuit CPS2 connected to the input side of the inverter INV22, and a logic circuit unit LG.
- the outputs of the first and second comparator units CMP1 and CMP2 are supplied to the logic circuit unit LG, and the logic circuit unit LG generates control signals for the comparison point shift circuits CPS1 and CPS2 based on the two outputs. It is configured.
- each of the CMOS inverters is configured such that a feedback capacitor Cf is connected between the input terminal and the output terminal so that the CMOS inverter INVi has a gain. Also good.
- the switches S1, S21, and S31 are turned on during the sampling period and the input and output of the inverters INV1, INV21, and INV31 are short-circuited.
- the potential is equal to VLT. Therefore, in the sample and hold circuit 11, when the switch SS1 on the input terminal side is turned on by the sampling clock ⁇ s, the input analog voltage Vin is sampled in the sampling capacitor Cs with reference to VLT. That is, Cs is charged with a charge corresponding to the potential difference between VLT and Vin.
- the coupling capacitors C21 and C31 are charged with voltages (VLT21 ⁇ VLT1) and (VLT31 ⁇ VLT21) which are the differences between the logic threshold values of the inverters.
- Inverters INV22 and INV32 of the comparator unit CMP2 are turned on by the switches S22 and S32 between the input and output terminals, and similarly, the coupling capacitors C22 and C32 are charged with the voltage difference between the logic threshold values of the inverters.
- the reference side switch SS2 is turned on by the sampling clock / ⁇ s.
- the switches S1, S21, and S31 are turned off by ⁇ s and the input / output of the inverters INV1, INV21, and INV31 is cut off, so that each inverter operates as an amplifier and outputs according to the input potential. Change.
- the potential difference (Vref ⁇ Vin) is transmitted to the input terminal of the first-stage inverter INV1 via the sampling capacitor Cs, and the potential difference is gradually amplified by the inverters INV1, INV21, INV31 in the first comparator unit CMP1. Go. Similarly, in the second comparator unit CMP2, the potential difference is gradually amplified by the inverters INV1, INV22, INV32. As a result, a result of comparing the input analog voltage Vin and the comparison voltage Vref appears at the outputs of the inverters INV31 and INV32.
- the comparison point shift circuit CPS1 can be switched between a capacitor CS1 having one terminal connected to the input terminal of the inverter INV21 and a predetermined reference voltage Vref0 and Vref1 connected to the other terminal of the capacitor.
- Switch SW11 The comparison point shift circuit CPS2 includes a capacitor CS2 having one terminal connected to the input terminal of the inverter INV22, and a switch SW12 connected to the other terminal of the capacitor and capable of switching between predetermined reference voltages Vref0 and Vref2. It is comprised by.
- the capacitors CS1 and CS2 are the same as each other, and can have the same capacitance value as the smallest one of the weighting capacitors constituting the local DA converter circuit 14, for example.
- the switches SW11 and SW12 perform a voltage switching operation so that voltages changing in opposite directions are applied to CS1 and CS2. That is, first, the same voltage reference voltage Vref0 is applied, then the voltage Vref1 higher than Vref0 is applied to one side, and the voltage Vref2 lower than Vref0 is applied to the other side. Be controlled. In addition, switching of the switches SW11 and SW12, that is, switching of the reference voltage is performed in synchronization with the sampling clock ⁇ s. Instead of applying the same voltage reference voltage Vref0 first, different voltages Vref1 and Vref2 are applied, and then a voltage Vref1 ′ higher than the first applied voltage Vref1 is applied to one and the other is lower than Vref2. The voltage Vref2 ′ may be applied.
- the comparison point shift circuit CPS1 switches the voltage applied to the terminal of the capacitor CS1 in the direction of increasing from Vref0 to Vref1 during sampling and comparison operation, while the comparison point shift circuit CPS2 changes the capacitance CS2 of the capacitor CS1.
- the comparison point shift circuit CPS1 extracts the charge from the capacitor C21, and the comparison point shift circuit CPS2 injects the charge into the capacitor C22.
- the comparison point shift circuit CPS1 changes the comparison voltage (comparison point) to Vref + ⁇ V1
- the comparison point shift circuit CPS2 outputs a determination result equivalent to the comparison point changed to Vref ⁇ V2. Will come to be.
- ⁇ Vref1 Vref1 ⁇ Vref0
- ⁇ Vref2 Vref0 ⁇ Vref2
- ⁇ V1 CS1 / (C21 + CS1) ⁇ ⁇ Vref1 / A1
- ⁇ V2 CS2 / (C22 + CS2) ⁇ ⁇ Vref2 / A1
- ⁇ Vref1, ⁇ Vref2, CS1, and CS2 are set so as to satisfy ⁇ V1, ⁇ V2 ⁇ FS / 2 n * 2 (k ⁇ 2) during the k-th bit comparison operation. By doing so, a conversion result with few misjudgments can be obtained.
- FS is a potential difference between an upper limit and a lower limit of a voltage range FSR (Full Scale Range) in which AD conversion is possible.
- the voltage differences ⁇ Vref1 and ⁇ Vref2 before and after switching may be changed for each comparison operation.
- it is not necessary to decrease ⁇ V every time and the same value may be used until the end as long as ⁇ V ⁇ FS / 2 n * 2 (k ⁇ 2) is satisfied.
- FIG. 3 shows a part of the comparison operation of the (n-1) th bit and the comparison operation of the (n-2) th bit.
- the comparison point set in the original comparison point that is, one having only one comparator unit is avoided, and two comparison points are set by shifting up and down. . Then, the shift amount of the comparison point is made smaller as the number of comparisons is followed.
- ⁇ V is set so as to satisfy ⁇ V ⁇ FS / 2 n * 2 (k ⁇ 2), and the same value is used until the end, or it is reduced by skipping. May be.
- the determination result is represented by, for example, three types of codes (1,0), (0, 1), and (0, 0) according to the input voltage range. Therefore, the logic circuit unit LG of FIG. 1 is provided with a conversion circuit including a logic gate that generates the above three types of codes based on the outputs of the comparator units CMP1 and CMP2.
- the conversion circuit generates a code of (1, 0) when the outputs of the comparator units CMP1 and CMP2 are 1, 1, and generates a code of (0, 1) when the outputs of the CMP1 and CMP2 are 0, 1.
- a code (0, 0) is generated.
- Such a circuit can be realized by an AND gate and an exclusive OR gate.
- the comparison point is always lower in the comparator unit CMP2, and the outputs of CMP1 and CMP2 do not become 1 and 0. Therefore, there is no need to consider a code corresponding to such a case.
- the comparison points are both shifted higher.
- the determination result of the (n-1) th bit is (0, 1)
- the comparison is performed by shifting the comparison point closer as shown in (2), and the determination result is (0, 0). If it is, the comparison is performed by shifting the comparison points downward as shown in (3). That is, the next comparison operation is performed in any of the ranges (1), (2), and (3) according to the determination result (code) of the previous comparison operation.
- FIG. 4 shows an example of a change in the output voltage of the local DAC during the conversion operation when AD conversion is performed according to the principle as described above.
- This figure corresponds to FIG. 16B showing the change in the output voltage of the local DAC when AD conversion is performed at the original comparison point using a conventional chopper type comparator.
- B when the present embodiment is used in which comparison is performed while avoiding the original comparison point, erroneous determination at the upper bits is unlikely to occur when the potential of the input voltage Vin is close to the original comparison point. It turns out that the conversion result with few errors is finally obtained.
- the results (three types of 2-bit codes) obtained by repeating the comparison as described above are added by shifting by one digit as shown in FIG. 5 and processing such as truncation of the least significant bit is performed.
- the logic circuit portion LG of FIG. 1 is provided with an arithmetic circuit including a bit shifter (shift register), an adder, and the like.
- the processing of the least significant bit is not limited to rounding down and may be rounded up.
- the calculation result of FIG. 5 is stored in the successive approximation register 13.
- FIG. 6 shows the transition of the subsequent comparison operation when the (1,0) code is generated in the first determination in the 5-bit AD conversion circuit to which the above embodiment is applied. Shows the possibility of the transition of the subsequent comparison operation when the code (0, 1) is generated in the first determination, and the code (0, 0) is generated in the first determination in FIG. The possibility of the transition of the subsequent comparison operation is shown.
- the arrow indicated by the dotted line in the fifth determination result corresponds to the case where the code (0, 1) is generated, and means that processing such as truncation as shown in FIG. 5 is performed. .
- the conventional chopper type comparator (corresponding to the first comparator unit) of FIG. 15 includes two inverters and two capacitive elements for AC coupling.
- the second comparator unit and the comparison point shift circuit provided for each comparator unit there is an effect that a highly accurate AD conversion result can be obtained without extending the conversion time. .
- the first-stage inverter INV1 is shared by the two comparator units, the output of the two comparator units is less likely to cause an error, and the scale of the added circuit can be reduced, greatly increasing the cost. It can be avoided.
- ⁇ Vk ⁇ Vk while satisfying the condition of ⁇ Vk ⁇ FS / 2 n * 2 (k ⁇ 2).
- ⁇ 1 ⁇ Vk ⁇ 2..., ⁇ Vref1, ⁇ Vref2 or CS1, CS2 are set, or ⁇ Vref1, ⁇ Vref2, and CS1, CS2 are set so that the shift amounts of the comparison points are the same over the comparison of a plurality of bits.
- the number of elements constituting the comparison point shift circuit can be reduced, and the area can be reduced.
- FIG. 9 shows a second embodiment of the successive approximation AD converter circuit according to the present invention.
- a local DA conversion circuit a DA conversion circuit that combines a charge distribution type and a resistance voltage division type is used, and reference voltages Vref0, Vref1 applied to capacitors CS1, CS2 in comparison point shift circuits CPS1, CPS2 Vref2 is extracted from the voltage divided by the ladder resistor RLD of the local DA converter circuit 14 and used.
- the local DA converter circuit 14 of FIG. 9 has a capacitor array including weight capacitors C0, C1,... Cn-1 having a weight of 2n and a ladder resistor RLD composed of resistors R1 to Rn in series. .
- the resistors R1 to Rn are normally set to the same resistance value.
- One terminals of the weight capacitors C0, C1,... Cn-1 are connected in common and connected to the input terminal of the first-stage inverter INV1 of the comparator 12.
- One of the reference voltages Vref_h, Vref_l or the input voltage Vin is applied to the other terminal of C1,... Cn-1 among the weight capacitors C0, C1,. Made possible.
- either the selection voltage of the ladder resistor RLD or the input voltage Vin can be applied to the other terminal of the weight capacitor C0 by the changeover switch SW0. Note that the sum of the weighting capacitors C0, C1,... Cn-1 corresponds to the sampling capacitor Cs in FIG. A ground potential may be used as the reference voltage Vref_l.
- the ladder resistor RLD is provided with a switch for taking out the potential of each node of the ladder resistor.
- the change-over switches SW0 to SWn-1 are controlled by the upper bits of the successive approximation register 13, and the ladder resistor switch is controlled by the lower bits of the register 13. Specifically, when the potential of the ladder resistor RLD is used by the lower bit of the register 13, one of the ladder resistor switches is turned on, and the changeover switches SW0 to SWn-1 operate only for SW0. However, SW1 to SWn-1 do not operate.
- the reference voltage Vref_h or Vref_l is transmitted to the capacitor C0 via the changeover switch SW0.
- SW1 to SWn-1 are connected to the Vin input terminal at the time of sampling, and are connected to the reference voltage Vref_h or Vref_l according to the upper bit of the register 13 at the time of comparison determination.
- connection terminals of the changeover switches SW0 to SWn-1 are determined according to the value of the successive approximation register 13 and the sampling clock.
- FIG. 9 shows the state of each switch during the sampling period, and all the changeover switches SW0 to SWn-1 are connected to the input voltage Vin side, and the corresponding weight capacitors C0, C1,. An input voltage Vin is applied to the other terminal, and a charge corresponding to Vin is charged. Further, the changeover switches SW11 and SW12 are connected to a side for applying an intermediate voltage (the same voltage in the figure) from the ladder resistor RLD to the capacitors CS1 and CS2.
- the change-over switches SW1 to SWn-1 are connected to either Vref_h or Vref_l according to the value of the successive approximation register at that time.
- the changeover switch SW0 is a selection voltage of the ladder resistor RLD, and which node voltage is selected is determined by the value of the successive approximation register. Further, the changeover switch SW11 is switched to the high voltage side, and the SW12 is switched to the low voltage side.
- any reference voltage of Vref_h and Vref_l is applied to the other terminal of the weight capacitors C0, C1,.
- the switch S1 is turned on during the sampling period and the input / output of the inverter INV1 is short-circuited, so that the input potential and the output potential become equal to the logical threshold value VLT of the inverter.
- the input analog voltage Vin is sampled to the weighting capacitors C0, C1,. That is, a charge corresponding to the potential difference between VLT and Vin is charged.
- the changeover switches SW0 to SWn-1 are connected to the reference voltage Vref_h or Vref_l according to the value of the register 13.
- the potential corresponding to the potential difference between the input analog voltage sampled immediately before and the comparison voltage determined by the state of the changeover switches SW0 to SWn-1 is supplied to the input terminal of the inverter INV1.
- the switch S1 since the switch S1 is turned off and the input terminal and the output terminal of the inverter INV1 are disconnected, the inverter works as an amplifier to amplify and output the input potential.
- the reference voltage Vref_h is applied to one terminal of the ladder resistor RLD and the reference voltage Vref_l is applied to the other terminal of the ladder resistor RLD, and the potential difference is divided by the resistance ratio.
- These voltages are taken out by a switch controlled by a lower bit of the successive approximation register 13.
- the DA converter for example, 10 bits, required capacity of 2 10 times the minimum capacitance C0 in the case of only the charge distribution type (about 1000 times)
- one of the voltages generated by the ladder resistor RLD is selected by the switches SW11 and SW12, and is applied to one terminal of the capacitors CS1 and CS2 of the comparison point shift circuits CPS1 and CPS2. Therefore, there is no need to provide a circuit for generating the reference voltages Vref0, Vref1, and Vref2 of FIG. 1 only for the comparison point shift circuits CPS1 and CPS2, and there is an advantage that the area can be reduced.
- one of the voltages divided by the ladder resistor RLD is selected by the switches SW11 and SW12 and applied to one terminal of the capacitors CS1 and CS2 of the comparison point shift circuits CPS1 and CPS2.
- the voltages Vref_h and Vref_l before voltage division are selected by the switches SW11 and SW12, not the divided voltages, and are applied to one terminal of CS1 and CS2. Also good.
- the switch SW11 may be switched as Vref_l ⁇ Vref_h
- the switch SW12 may be switched as Vref_h ⁇ Vref_l.
- Such a switching method can also be applied to a case where the local DA converter circuit does not have a ladder resistor and is a circuit including only a weight capacitor and a changeover switch.
- FIGS. 10 to 13 show an embodiment in which a differential amplifier circuit is used instead of the CMOS inverter constituting the amplification stage of the chopper type comparator.
- FIG. 10 shows an example of a comparator using a single-ended differential amplifier circuit instead of a CMOS inverter as an amplification stage.
- the sample-and-hold circuit 11 and the first stage of the first comparator section CMP1 of the comparator 12 are shown in FIG.
- the third amplification stage is illustrated, and the third amplification stage, the second comparator unit CMP2, and the logic circuit unit LG are not shown.
- one terminal of the sampling capacitor Cs is connected to the inverting input terminal of the first-stage differential amplifier circuit AMP1, and a predetermined reference voltage Vref3 is applied to the non-inverting input terminal.
- the output terminal of the differential amplifier circuit AMP1 is connected to the inverting input terminal of the second-stage differential amplifier circuit AMP2 via the coupling capacitor C21, and the non-inverting input terminal of the differential amplifier circuit AMP2 is connected to AMP1.
- the same reference voltage Vref3 is applied.
- the switches S1 and S21 for short-circuiting the input and output are connected between the output terminals and the inverting input terminals of the differential amplifier circuits AMP1 and AMP2, respectively. Further, a comparison point shift circuit CPS1 including a capacitor Cs1 and a changeover switch SW11 is connected to the inverting input terminal of the second-stage differential amplifier circuit AMP2. Although not shown, the same applies to the second comparator unit CMP2.
- the reference voltage Vref3 may be any voltage as long as it is a constant voltage.
- An input voltage is sampled to the sampling capacitor Cs with reference to the constant voltage Vref3.
- the changeover switch SW11 is controlled so that the voltage Vref0 is applied to the capacitor Cs1 at the time of sampling and the voltage Vref1 higher than Vref0 is applied at the time of comparison to shift the comparison point.
- the comparison point shift circuit (CPS2) is switched from the voltage Vref0 to a lower voltage Vref2 to shift the comparison point in the direction opposite to that of the first comparator unit.
- FIG. 11 shows another embodiment using a differential amplifier circuit as the amplification stage of the comparator 12.
- the comparison point shift circuit CPS1 is connected to the inverting input terminal of the second-stage differential amplifier circuit AMP2, whereas in this embodiment, CPS1 is connected to the non-inverting input terminal of AMP2.
- An input switch SS3 is provided to apply the reference voltage Vref3 to the inverting input terminal of the differential amplifier circuit AMP2 during sampling and to disconnect during comparison.
- the comparison point shift circuit CPS1 controls the changeover switch SW11 to apply the voltage Vref0 at the time of sampling and to apply a lower voltage Vref2 at the time of comparison.
- FIG. 12 shows an embodiment in which a differential amplifier circuit is used as the amplification stage of the comparator 12 and is configured as a fully differential comparator.
- comparison point shift circuits CPS1a and CPS1b are respectively connected to the inverting input terminal and the non-inverting input terminal of the differential amplifier circuit AMP2 at the second stage.
- the changeover switch SW11a is controlled so that the voltage Vref0 is applied at the time of sampling and the higher voltage Vref1 is applied at the time of comparison.
- the comparison point shift circuit CPS2 controls the changeover switch SW11b to apply the voltage Vref0 at the time of sampling contrary to CPS1 and to apply the voltage Vref2 lower than that at the time of comparison.
- FIG. 13 shows a modification of the comparator 12 of the embodiment of FIG.
- one of the switches S1a, S1b; S21a, S21b connected between the input terminals and the output terminals of the differential amplifier circuits AMP1, AMP2 is not an output terminal of the AMP1, AMP2, It is configured to be connected to a constant potential point to which the reference voltage Vref3 is applied.
- the comparator of the embodiment of FIG. 12 is effective when the gain of the differential amplifier circuit is low and high
- the comparator of the modification of FIG. 13 is preferable when applied when the gain of the differential amplifier circuit is low. Is obtained.
- a comparator using a differential amplifier circuit having a differential output can also be applied when the signal from the previous stage is not a differential signal but a single-phase signal.
- one input terminal of each differential amplifier circuit may be fixed by being connected to a constant potential such as a ground potential via a capacitive element.
- one input terminal of the differential amplifier circuit may be connected to the ground potential and the power supply voltage via a capacitive element.
- the present invention is not limited to the above embodiment.
- the capacitors CS1 and CS2 of the comparison point shift circuits CPS1 and CPS2 are provided one by one.
- a plurality of capacitors and a changeover switch may be provided so that the connected capacitors can be configured to be variable. good.
- CMOS inverters three amplification stages
- two amplifier stages in cascade connection or four amplification stages in cascade connection may be used.
- a feedback capacitor Cf is connected between the input terminal and the output terminal of each differential amplifier circuit, for example, as shown by a broken line in FIGS.
- an amplification stage configured to adjust the gain may be used.
- the present invention can be used for an AD conversion circuit including a chopper type comparator.
- Sample hold circuit 12 Comparator 13 Successive comparison register 14 Local DA converter circuit LG Logic circuit CMP1 1st comparator part (1st comparison part) CMP2 second comparator section (second comparison section) INV CMOS inverter (amplification stage) AMP differential amplifier circuit (amplification stage) CPS1, CPS2 Comparison point shift circuit SS1, SS2 Sampling switch S1, S21, S31, S22, S32 Shorting switch Cs Sampling capacitance C21, C31, C22, C32 Coupling capacitance RLD Ladder resistance C0 to Cn-1 Weighting capacitance SW0 to SWn -1 selector switch
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
結合容量を介して縦続接続された複数の増幅段を備え入力アナログ電圧と比較電圧の大小を判定する比較回路と、該比較回路の判定結果を順次取り込んで保持するレジスタと、該レジスタの値を電圧に変換し前記比較電圧を生成するローカルDA変換回路と、を備えた逐次比較型AD変換回路であって、
前記比較回路は、
前記複数の増幅段のうち初段の増幅段を共通にしその後段にそれぞれ結合容量を介して接続された第1増幅段を有する第1比較部および第2増幅段を有する第2比較部と、
前記第1増幅段の入力端子に接続された第1比較点シフト回路および前記第2増幅段の入力端子に接続された第2比較点シフト回路と、
前記第1比較部の出力および第2比較部の出力に応じて所定のコードを生成し、生成したコードを演算処理して前記レジスタに格納する値を生成する論理回路部と、
を備え、前記第1比較点シフト回路および第2比較点シフト回路は、前記入力アナログ電圧と前記比較電圧との電位差を前記第1比較部および第2比較部でそれぞれ増幅する際に、前記比較電圧を互いに逆の方向へ所定量ずらすように動作するように構成したものである。
前記ローカルDA変換回路は、前記第1基準電圧が印加される第1ノードと前記第2基準電圧が印加される第2ノードとの間に設けられたラダー抵抗と、該ラダー抵抗のいずれかのノードから電位を取り出す選択手段と、を備え、
前記切替えスイッチ回路は、前記レジスタの上位側の複数ビットの値に応じて接続状態が決定され、第1の期間に前記複数の重み容量の他方の端子に入力アナログ電圧を印加し、第2の期間に前記第1レジスタの値に応じて前記複数の重み容量の他方の端子に前記第1基準電圧もしくは第2基準電圧を印加し、
前記選択手段は前記レジスタの下位側の複数ビットの値に応じて取り出す電位が決定され、該選択手段により取り出された電位は、前記切替えスイッチ回路によって、前記第2の期間に前記複数の重み容量のうち最も容量値の小さな容量の端子に印加され、
前記第1比較点シフト回路および第2比較点シフト回路において前記第1切替えスイッチおよび前記第2切替えスイッチにより切り替えられる電圧は、前記ローカルDA変換回路の前記ラダー抵抗のいずれかのノードから取り出されるように構成する。
CMOSインバータを前記増幅段として有するとともに、各CMOSインバータの入出力端子間にそれぞれ設けられたスイッチ素子と、前記CMOSインバータ間に設けられた結合容量と、を有し、
第1の期間に前記スイッチ素子がオン状態にされて、サンプリング容量の一方の端子に前記CMOSインバータの論理しきい値に相当する電圧が印加されて該電圧を基準に入力アナログ電圧を取り込み、
第2の期間に、前記サンプリング容量に前記入力アナログ電圧と前記比較電圧との電位差に応じた電荷がチャージされ、かつ前記スイッチ素子がオフ状態にされて前記サンプリング容量の電位を前記CMOSインバータで増幅するように構成する。
差動増幅回路を前記増幅段として有するとともに、各差動増幅回路の入出力端子間もしくは入力端子と定電位点との間にそれぞれ設けられたスイッチ素子と、前記差動増幅回路間に設けられた結合容量と、を有し、
第1の期間に前記スイッチ素子がオン状態にされて、サンプリング容量に入力アナログ電圧を取り込み、
第2の期間に、前記スイッチ素子がオフ状態にされて、前記サンプリング容量に取り込まれている前記入力アナログ電圧と前記ローカルDA変換回路からの比較電圧の電位差を前記差動増幅回路で増幅するように構成してもよい。
ΔV2=CS2/(C22+CS2)×ΔVref2/A1
nビットの分解能を有するAD変換回路では、第kビット目の比較動作の際に、ΔV1,ΔV2≦FS/2n*2(k-2)を満たすようにΔVref1,ΔVref2やCS1,CS2を設定することによって、誤判定の少ない変換結果が得られるようになる。なお、FSはAD変換可能な電圧範囲FSR(Full Scale Range)の上限と下限の電位差である。図1の実施形態のように、容量CS1,CS2の値が固定の場合には、切替え前後の電圧差ΔVref1,ΔVref2を比較動作毎に変化させればよい。ただし、毎回ΔVを小さくする必要はなく、ΔV≦FS/2n*2(k-2)を満たせば最後まで同じ値でもよいし、飛び飛びで小さくするようにしても良い。ΔVを変化させる回数を減らすことで、回路の小面積化が可能になるとともに制御も簡略化することができる。
12 コンパレータ
13 逐次比較レジスタ
14 ローカルDA変換回路
LG 論理回路
CMP1 第1コンパレータ部(第1比較部)
CMP2 第2コンパレータ部(第2比較部)
INV CMOSインバータ(増幅段)
AMP 差動増幅回路(増幅段)
CPS1,CPS2 比較点シフト回路
SS1,SS2 サンプリング用スイッチ
S1,S21,S31,S22,S32 短絡用スイッチ
Cs サンプリング容量
C21,C31,C22,C32 結合容量
RLD ラダー抵抗
C0~Cn-1 重み容量
SW0~SWn-1 切替えスイッチ
Claims (8)
- 結合容量を介して縦続接続された複数の増幅段を備え入力アナログ電圧と比較電圧の大小を判定する比較回路と、該比較回路の判定結果を順次取り込んで保持するレジスタと、該レジスタの値を電圧に変換し前記比較電圧を生成するローカルDA変換回路と、を備えた逐次比較型AD変換回路であって、
前記比較回路は、
前記複数の増幅段のうち初段の増幅段を共通にし、その後段にそれぞれ結合容量を介して接続された第1増幅段を有する第1比較部および第2増幅段を有する第2比較部と、
前記第1増幅段の入力端子に接続された第1比較点シフト回路および前記第2増幅段の入力端子に接続された第2比較点シフト回路と、
前記第1比較部の出力および第2比較部の出力に応じて所定のコードを生成し、生成したコードを演算処理して前記レジスタに格納する値を生成する論理回路部と、
を備え、前記第1比較点シフト回路および第2比較点シフト回路は、前記入力アナログ電圧と前記比較電圧との電位差を前記第1比較部および第2比較部でそれぞれ増幅する際に、前記比較電圧を互いに逆の方向へ所定量ずらすように動作することを特徴とする逐次比較型AD変換回路。 - 前記論理回路部が生成する前記所定のコードは3種類設定され、
第1コードが生成されたときは次回の比較動作の際に、前記ローカルDA変換回路は前回の比較動作の際の比較電圧よりも高い電圧を生成し、第2コードが生成されたときは次回の比較動作の際に、前記ローカルDA変換回路は前回の比較動作の際の比較電圧と同一の電圧を生成し、第3コードが生成されたときは次回の比較動作の際に、前記ローカルDA変換回路は前回の比較動作の際の比較電圧よりも低い電圧を生成することを特徴とする請求項1に記載の逐次比較型AD変換回路。 - 前記第1比較点シフト回路および第2比較点シフト回路は、それぞれ前記第1増幅段の入力端子または前記第2増幅段の入力端子に一方の端子が接続された第1容量および第2容量と、前記第1容量の他方の端子に印加する電圧を切り替える第1切替えスイッチおよび前記第2容量の他方の端子に印加する電圧を切り替える第2切替えスイッチを備え、前記第1切替えスイッチおよび前記第2切替えスイッチが切り替える電圧の方向が異なることを特徴とする請求項1または2に記載の逐次比較型AD変換回路。
- AD変換回路の分解能をnビット、AD変換可能な電圧範囲の上限と下限の電位差をFS、前記第1比較点シフト回路および第2比較点シフト回路によりずらされる前記比較電圧のずれ量をΔVとおくと、第kビット目の比較動作の際に、ΔV≦FS/2n*2(k-2)
を満たすように切替え電圧または前記第1容量および第2容量の容量値が変化されることを特徴とする請求項3に記載の逐次比較型AD変換回路。 - AD変換回路の分解能をnビット、AD変換可能な電圧範囲の上限と下限の電位差をFS、前記第1比較点シフト回路および第2比較点シフト回路によりずらされる前記比較電圧のずれ量をΔVとおくと、第kビット目の比較動作の際に、ΔV≦FS/2n*2(k-2)
を満たすように切替え電圧および前記第1容量と第2容量の容量値が変化されることを特徴とする請求項3に記載の逐次比較型AD変換回路。 - 前記ローカルDA変換回路は、前記比較回路の入力端子に一方の端子が共通に接続された複数の重み容量を含む容量アレイと、前記複数の重み容量の他方の端子にそれぞれ入力アナログ電圧または第1基準電圧もしくは第2基準電圧を印加可能な切替えスイッチ回路と、を備え、
前記ローカルDA変換回路は、前記第1基準電圧が印加される第1ノードと前記第2基準電圧が印加される第2ノードとの間に設けられたラダー抵抗と、該ラダー抵抗のいずれかのノードから電位を取り出す選択手段と、を備え、
前記切替えスイッチ回路は、前記レジスタの上位側の複数ビットの値に応じて接続状態が決定され、第1の期間に前記複数の重み容量の他方の端子に入力アナログ電圧を印加し、第2の期間に前記第1レジスタの値に応じて前記複数の重み容量の他方の端子に前記第1基準電圧もしくは第2基準電圧を印加し、
前記選択手段は前記レジスタの下位側の複数ビットの値に応じて取り出す電位が決定され、該選択手段により取り出された電位は、前記切替えスイッチ回路によって、前記第2の期間に前記複数の重み容量のうち最も容量値の小さな容量の端子に印加され、
前記第1比較点シフト回路および第2比較点シフト回路において前記第1切替えスイッチおよび前記第2切替えスイッチにより切り替えられる電圧は、前記ローカルDA変換回路の前記ラダー抵抗のいずれかのノードから取り出されるように構成されていることを特徴とする請求項4または5に記載の逐次比較型AD変換回路。 - 前記比較回路は、
CMOSインバータを前記増幅段として有するとともに、各CMOSインバータの入出力端子間にそれぞれ設けられたスイッチ素子と、前記CMOSインバータ間に設けられた結合容量と、を有し、
第1の期間に前記スイッチ素子がオン状態にされて、サンプリング容量の一方の端子に前記CMOSインバータの論理しきい値に相当する電圧が印加されて該電圧を基準に入力アナログ電圧を取り込み、
第2の期間に、前記サンプリング容量に前記入力アナログ電圧と前記比較電圧との電位差に応じた電荷がチャージされ、かつ前記スイッチ素子がオフ状態にされて前記サンプリング容量の電位を前記CMOSインバータで増幅するように構成されていることを特徴とする請求項1~6のいずれかに記載の逐次比較型AD変換回路。 - 前記比較回路は、
差動増幅回路を前記増幅段として有するとともに、各差動増幅回路の入出力端子間もしくは入力端子と定電位点との間にそれぞれ設けられたスイッチ素子と、前記差動増幅回路間に設けられた結合容量と、を有し、
第1の期間に前記スイッチ素子がオン状態にされて、サンプリング容量に入力アナログ電圧を取り込み、
第2の期間に、前記スイッチ素子がオフ状態にされて、前記サンプリング容量に取り込まれている前記入力アナログ電圧と前記ローカルDA変換回路からの比較電圧の電位差を前記差動増幅回路で増幅するように構成されていることを特徴とする請求項1~6のいずれかに記載の逐次比較型AD変換回路。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201080015044.1A CN102379085B (zh) | 2009-04-08 | 2010-03-16 | 逐次比较型ad变换电路 |
US13/263,413 US8487804B2 (en) | 2009-04-08 | 2010-03-16 | Successive approximation AD conversion circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009093741A JP5062213B2 (ja) | 2009-04-08 | 2009-04-08 | 逐次比較型ad変換回路 |
JP2009-093741 | 2009-04-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010116864A1 true WO2010116864A1 (ja) | 2010-10-14 |
Family
ID=42936151
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/054384 WO2010116864A1 (ja) | 2009-04-08 | 2010-03-16 | 逐次比較型ad変換回路 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8487804B2 (ja) |
JP (1) | JP5062213B2 (ja) |
CN (1) | CN102379085B (ja) |
WO (1) | WO2010116864A1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6102279B2 (ja) | 2013-01-25 | 2017-03-29 | ミツミ電機株式会社 | 逐次比較型ad変換器及び逐次比較型ad変換方法 |
CN103618550B (zh) * | 2013-10-29 | 2016-05-04 | 电子科技大学 | 电容阵列型的逐次逼近模数转换器及控制方法 |
US9391632B1 (en) * | 2015-01-27 | 2016-07-12 | Omnivision Technologies, Inc. | Method and system for implementing an extended range approximation analog-to-digital converter |
JP6668677B2 (ja) * | 2015-10-22 | 2020-03-18 | 株式会社ソシオネクスト | A/d変換器、a/d変換方法および半導体集積回路 |
EP3391544A4 (en) * | 2015-12-17 | 2019-12-18 | Circuit Seed, LLC | SCALABLE INTEGRATED DATA CONVERTER |
JP6747361B2 (ja) * | 2016-09-02 | 2020-08-26 | 株式会社オートネットワーク技術研究所 | 通信システム、通信装置、中継装置、通信IC(Integrated Circuit)、制御IC及び通信方法 |
CN114766080A (zh) | 2020-11-12 | 2022-07-19 | 三垦电气株式会社 | 模拟/数字转换电路 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0346414A (ja) * | 1989-07-07 | 1991-02-27 | Philips Gloeilampenfab:Nv | アナログ・デジタルコンバータ |
JP2004096448A (ja) * | 2002-08-30 | 2004-03-25 | Nippon Telegr & Teleph Corp <Ntt> | A/d変換方法及び回路 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0734541B2 (ja) * | 1987-07-27 | 1995-04-12 | 日本電気株式会社 | 逐次比較形アナログ・ディジタル変換方式 |
GB9503783D0 (en) | 1995-02-24 | 1995-04-12 | Fujitsu Ltd | Analog-to-digital converters |
JP4694214B2 (ja) * | 2004-02-20 | 2011-06-08 | ローム株式会社 | 比較器、ad変換回路、半導体装置、および撮像装置 |
JP3839027B2 (ja) * | 2004-04-09 | 2006-11-01 | Necエレクトロニクス株式会社 | Ad変換器 |
US7642946B2 (en) * | 2008-04-07 | 2010-01-05 | Broadcom Corporation | Successive approximation analog to digital converter |
US8159382B2 (en) * | 2009-11-27 | 2012-04-17 | Texas Instruments Incorporated | Low power converter and shutdown SAR ADC architecture |
-
2009
- 2009-04-08 JP JP2009093741A patent/JP5062213B2/ja active Active
-
2010
- 2010-03-16 US US13/263,413 patent/US8487804B2/en active Active
- 2010-03-16 CN CN201080015044.1A patent/CN102379085B/zh active Active
- 2010-03-16 WO PCT/JP2010/054384 patent/WO2010116864A1/ja active Application Filing
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0346414A (ja) * | 1989-07-07 | 1991-02-27 | Philips Gloeilampenfab:Nv | アナログ・デジタルコンバータ |
JP2004096448A (ja) * | 2002-08-30 | 2004-03-25 | Nippon Telegr & Teleph Corp <Ntt> | A/d変換方法及び回路 |
Also Published As
Publication number | Publication date |
---|---|
US20120026023A1 (en) | 2012-02-02 |
US8487804B2 (en) | 2013-07-16 |
JP2010245927A (ja) | 2010-10-28 |
JP5062213B2 (ja) | 2012-10-31 |
CN102379085A (zh) | 2012-03-14 |
CN102379085B (zh) | 2014-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5062213B2 (ja) | 逐次比較型ad変換回路 | |
US7612703B2 (en) | Pipelined analog-to-digital converter with calibration of capacitor mismatch and finite gain error | |
CN108574487B (zh) | 逐次逼近寄存器模数转换器 | |
US9432046B1 (en) | Successive approximation analog-to-digital converter | |
WO2010050293A1 (ja) | 逐次比較型ad変換回路 | |
TWI521887B (zh) | 連續近似式類比數位轉換器 | |
JP6102279B2 (ja) | 逐次比較型ad変換器及び逐次比較型ad変換方法 | |
JP6102521B2 (ja) | Sarアナログ・デジタル変換方法およびsarアナログ・デジタル変換回路 | |
JP4811339B2 (ja) | A/d変換器 | |
US8344929B2 (en) | A/D converter device and signal processing unit | |
US9509327B2 (en) | A/D converter and A/D converter calibrating method | |
WO2010140523A1 (ja) | 逐次比較型ad変換回路及び半導体集積回路 | |
JP4684028B2 (ja) | パイプラインa/d変換器 | |
EP1398880A2 (en) | Analog-digital conversion circuit | |
TW201924227A (zh) | 用於在sar adc中實現寬輸入共模範圍而無額外的主動電路系統之方法及設備 | |
US9048857B2 (en) | Analog-to-digital converter circuit and method of controlling analog-to-digital converter circuit | |
CN107171667B (zh) | 逐次逼近型模数转换器及其自检测方法 | |
US20040257257A1 (en) | A/D converter and A/D conversion method | |
WO2010038575A1 (ja) | 逐次比較型ad変換回路および制御用半導体集積回路 | |
JP2023050647A (ja) | スイッチング電源回路及び電圧検出回路 | |
JP6131102B2 (ja) | 逐次比較型a/d変換器及びその駆動方法 | |
CN115701687A (zh) | 用于流水线型模数转换电路的校准装置、方法以及雷达 | |
WO2010140559A1 (ja) | 逐次比較型ad変換回路 | |
KR101228827B1 (ko) | 축차근사형 아날로그/디지탈 변환기 | |
JP2017135616A (ja) | アナログ・デジタル変換回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080015044.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10761565 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13263413 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10761565 Country of ref document: EP Kind code of ref document: A1 |