WO2009047844A1 - 試験装置、試験方法、およびプログラム - Google Patents
試験装置、試験方法、およびプログラム Download PDFInfo
- Publication number
- WO2009047844A1 WO2009047844A1 PCT/JP2007/069764 JP2007069764W WO2009047844A1 WO 2009047844 A1 WO2009047844 A1 WO 2009047844A1 JP 2007069764 W JP2007069764 W JP 2007069764W WO 2009047844 A1 WO2009047844 A1 WO 2009047844A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- output signal
- device output
- outputted
- comparison
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31703—Comparison aspects, e.g. signature analysis, comparators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31932—Comparators
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
被試験デバイスを試験する試験装置であって、被試験デバイスが出力するデバイス出力信号の期待値を発生し、デバイス出力信号と期待値とを比較すべき試験サイクルにおいて比較イネーブル信号を出力するパターン発生部と、デバイス出力信号を取得すべきタイミングを示すストローブ信号を発生するタイミング発生部と、比較イネーブル信号が出力されたことを条件として、デバイス出力信号と期待値とを比較する論理比較部と、ストローブ信号が発生されず、または、比較イネーブル信号が出力されないことを条件として、当該試験サイクルが、論理比較が行われないフリーパスサイクルであることを検出するフリーパス検出部と、を備える試験装置を提供する。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/069764 WO2009047844A1 (ja) | 2007-10-10 | 2007-10-10 | 試験装置、試験方法、およびプログラム |
JP2009536885A JP5066189B2 (ja) | 2007-10-10 | 2007-10-10 | 試験装置、試験方法、およびプログラム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/069764 WO2009047844A1 (ja) | 2007-10-10 | 2007-10-10 | 試験装置、試験方法、およびプログラム |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009047844A1 true WO2009047844A1 (ja) | 2009-04-16 |
Family
ID=40548999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/069764 WO2009047844A1 (ja) | 2007-10-10 | 2007-10-10 | 試験装置、試験方法、およびプログラム |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP5066189B2 (ja) |
WO (1) | WO2009047844A1 (ja) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05274386A (ja) * | 1992-03-26 | 1993-10-22 | Ricoh Co Ltd | 論理回路シミュレ−ション結果表示装置 |
JPH11295393A (ja) * | 1998-04-14 | 1999-10-29 | Advantest Corp | 半導体試験用プログラムのデバッグ装置 |
JP2000200499A (ja) * | 1999-01-06 | 2000-07-18 | Advantest Corp | 半導体デバイス試験装置 |
JP2001255357A (ja) * | 2000-01-07 | 2001-09-21 | Advantest Corp | テストパターン妥当性検証方法及びその装置 |
JP2004028591A (ja) * | 2002-06-21 | 2004-01-29 | Shibasoku:Kk | 試験装置及び波形表示方法 |
-
2007
- 2007-10-10 WO PCT/JP2007/069764 patent/WO2009047844A1/ja active Application Filing
- 2007-10-10 JP JP2009536885A patent/JP5066189B2/ja not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05274386A (ja) * | 1992-03-26 | 1993-10-22 | Ricoh Co Ltd | 論理回路シミュレ−ション結果表示装置 |
JPH11295393A (ja) * | 1998-04-14 | 1999-10-29 | Advantest Corp | 半導体試験用プログラムのデバッグ装置 |
JP2000200499A (ja) * | 1999-01-06 | 2000-07-18 | Advantest Corp | 半導体デバイス試験装置 |
JP2001255357A (ja) * | 2000-01-07 | 2001-09-21 | Advantest Corp | テストパターン妥当性検証方法及びその装置 |
JP2004028591A (ja) * | 2002-06-21 | 2004-01-29 | Shibasoku:Kk | 試験装置及び波形表示方法 |
Also Published As
Publication number | Publication date |
---|---|
JP5066189B2 (ja) | 2012-11-07 |
JPWO2009047844A1 (ja) | 2011-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200739092A (en) | Measuring apparatus, testing apparatus, and electronic device | |
WO2008114701A1 (ja) | 試験装置および電子デバイス | |
EP1742074A4 (en) | TESTING DEVICE AND TEST PROCEDURE | |
TW200602653A (en) | Testing device and testing method | |
EP1582882A3 (en) | Method of measuring duty cycle | |
WO2009058932A3 (en) | A method for testing in a reconfigurable tester | |
WO2007103591A3 (en) | Method and apparatus for testing a data processing system | |
TW200734653A (en) | Measuring apparatus, measuring method, testing apparatus, testing method, and electronics device | |
WO2007133601A3 (en) | Dynamic vehicle durability testing and simulation | |
WO2010047883A3 (en) | Fully x-tolerant, very high scan compression scan test systems and techniques | |
WO2008042168A3 (en) | Tester input/output sharing | |
WO2008123894A3 (en) | Determining acceptability of sensor locations used to perform a seismic survey | |
WO2008108374A1 (ja) | 信号測定装置および試験装置 | |
TW200736639A (en) | Measuring apparatus, measuring method, testing apparatus, testing method, and electronics device | |
WO2008136301A1 (ja) | 試験装置および試験方法 | |
EP2285035A3 (en) | Test and measurement instrument with bit-error detection | |
TW200624843A (en) | Automatic fault-testing of logic blocks using internal at-speed logic-BIST | |
WO2007148268A3 (en) | Semiconductor device with test structure and semiconductor device test method | |
WO2008114654A1 (ja) | 試験装置および電子デバイス | |
NO20071802L (no) | Mikrostrukturinspesjonsapparat og mikrostrukturinspeksjonsfremgangsmate | |
TW200636272A (en) | Test equipment, test method, manufacturing method of electronic device, test simulator, and test simulation method | |
TW200739109A (en) | Test method, test system and assist board | |
WO2009001451A1 (ja) | 検出装置及び試験装置 | |
TW200718930A (en) | Temperature detecting apparatus | |
JP2008256632A5 (ja) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07829502 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009536885 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07829502 Country of ref document: EP Kind code of ref document: A1 |