WO2009019763A1 - 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法 - Google Patents

誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法 Download PDF

Info

Publication number
WO2009019763A1
WO2009019763A1 PCT/JP2007/065441 JP2007065441W WO2009019763A1 WO 2009019763 A1 WO2009019763 A1 WO 2009019763A1 JP 2007065441 W JP2007065441 W JP 2007065441W WO 2009019763 A1 WO2009019763 A1 WO 2009019763A1
Authority
WO
WIPO (PCT)
Prior art keywords
error detection
error
polynomial
data string
bit
Prior art date
Application number
PCT/JP2007/065441
Other languages
English (en)
French (fr)
Inventor
Norihiro Ikeda
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to CN200780100054.3A priority Critical patent/CN101765976B/zh
Priority to PCT/JP2007/065441 priority patent/WO2009019763A1/ja
Priority to JP2009526290A priority patent/JP5126230B2/ja
Priority to EP07792110.4A priority patent/EP2187525B1/en
Publication of WO2009019763A1 publication Critical patent/WO2009019763A1/ja
Priority to US12/697,724 priority patent/US20100138725A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/093—CRC update after modification of the information word
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)

Abstract

　所定ビット長のデータ列を多項式とみなし、該多項式を誤り検出符号生成用の多項式（生成多項式）で除算し、余りが０となるように該データ列に誤り検出符号が付加されたデータ列を入力され、該入力データにおける誤りの有無を検出する誤り検出方法である。この誤り検出方法は、それぞれのビット位置に応じた多項式を生成多項式で除算したときの剰余値を予め計算してメモリに保存するステップ、入力データ列と共に、各データの正規のビット位置を示すビット位置情報を入力するステップ、入力データ列のうち０でないデータの正規のビット位置に対応する剰余値をメモリより求め、求めた各剰余値をビット対応に加算するステップ、加算結果が全てのビットで０となる場合には入力データ列に誤りなしと判定し、それ以外では誤り有りと判定するステップ、を有している。
PCT/JP2007/065441 2007-08-07 2007-08-07 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法 WO2009019763A1 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN200780100054.3A CN101765976B (zh) 2007-08-07 2007-08-07 错误检测装置和错误校正/错误检测解码装置和方法
PCT/JP2007/065441 WO2009019763A1 (ja) 2007-08-07 2007-08-07 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法
JP2009526290A JP5126230B2 (ja) 2007-08-07 2007-08-07 誤り検出方法
EP07792110.4A EP2187525B1 (en) 2007-08-07 2007-08-07 Error detection device, and error correction/error detection decoding device and method
US12/697,724 US20100138725A1 (en) 2007-08-07 2010-02-01 Error detection device, error correction/error detection decoding device and method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/065441 WO2009019763A1 (ja) 2007-08-07 2007-08-07 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/697,724 Continuation US20100138725A1 (en) 2007-08-07 2010-02-01 Error detection device, error correction/error detection decoding device and method thereof

Publications (1)

Publication Number Publication Date
WO2009019763A1 true WO2009019763A1 (ja) 2009-02-12

Family

ID=40341011

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/065441 WO2009019763A1 (ja) 2007-08-07 2007-08-07 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法

Country Status (5)

Country Link
US (1) US20100138725A1 (ja)
EP (1) EP2187525B1 (ja)
JP (1) JP5126230B2 (ja)
CN (1) CN101765976B (ja)
WO (1) WO2009019763A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9524206B2 (en) 2014-08-28 2016-12-20 Fujitsu Limited Decoding device and error detection method
US10158470B2 (en) 2009-08-18 2018-12-18 Koninklijke Philips N.V. Method for operating a radio station in a mobile network
US10513550B2 (en) 2014-12-30 2019-12-24 Hanmi Pharm Co., Ltd Glucagon derivatives

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8930431B2 (en) * 2010-12-15 2015-01-06 International Business Machines Corporation Parallel computation of a remainder by division of a sequence of bytes
KR20180063475A (ko) 2016-12-02 2018-06-12 삼성전자주식회사 반도체 장치의 오류 검출 코드 생성 회로, 이를 포함하는 메모리 컨트롤러 및 반도체 메모리 장치
US10630424B2 (en) * 2017-06-30 2020-04-21 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
US10848263B2 (en) 2017-06-30 2020-11-24 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
US10637509B2 (en) 2017-06-30 2020-04-28 Silicon Motion, Inc. Methods for reducing data errors in transceiving of a flash storage interface and apparatuses using the same
CN109213436B (zh) * 2017-06-30 2021-08-24 慧荣科技股份有限公司 降低快闪储存介面中传收数据错误方法及装置
WO2022032396A1 (en) * 2020-08-13 2022-02-17 Nexii Building Solutions Inc. Systems and methods for thermal breaking of a prefabricated panel

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030066011A1 (en) 2001-04-12 2003-04-03 Siliquent Technologies Ltd. Out-of-order calculation of error detection codes
JP2005006188A (ja) * 2003-06-13 2005-01-06 Mitsubishi Electric Corp Ｃｒｃ演算方法およびｃｒｃ演算装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0385923A (ja) * 1989-08-30 1991-04-11 Fujitsu Ltd Ｃｒｃ演算方式
US7185266B2 (en) * 2003-02-12 2007-02-27 Alacritech, Inc. Network interface device for error detection using partial CRCS of variable length message portions
US6223320B1 (en) * 1998-02-10 2001-04-24 International Business Machines Corporation Efficient CRC generation utilizing parallel table lookup operations
KR100321978B1 (ko) * 1998-12-31 2002-07-02 윤종용 통신시스템에서반복복호장치및방법
JP2001036414A (ja) * 1999-07-21 2001-02-09 Nec Corp Ｃｒｃ符号生成回路及びｃｒｃエラー検出回路
US6961893B1 (en) * 2002-03-28 2005-11-01 Adaptec, Inc. Separable cyclic redundancy check
DE60236896D1 (de) * 2002-04-22 2010-08-12 Fujitsu Ltd Fehlerdetektionscodierer und -decodierer
US7613980B2 (en) * 2003-06-06 2009-11-03 Avago Technologies General Ip (Singapore) Pte. Ltd. System for computing a CRC value by processing a data message a word at a time
US7010469B2 (en) * 2003-09-30 2006-03-07 International Business Machines Corporation Method of computing partial CRCs
JP3906209B2 (ja) * 2004-01-26 2007-04-18 株式会社東芝 無線受信装置及び無線受信方法
KR100594241B1 (ko) * 2004-01-29 2006-06-30 삼성전자주식회사 순방향 치엔 서치 방식의 리드 솔로몬 디코더 회로
EP1858177A1 (en) * 2005-03-07 2007-11-21 Fujitsu Limited Wireless communication system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030066011A1 (en) 2001-04-12 2003-04-03 Siliquent Technologies Ltd. Out-of-order calculation of error detection codes
JP2005006188A (ja) * 2003-06-13 2005-01-06 Mitsubishi Electric Corp Ｃｒｃ演算方法およびｃｒｃ演算装置

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
J. SATRAN ET AL.: "Out of Order Incremental CRC Computation", IEEE TRANSACTIONS ON COMPUTERS, vol. 54, no. 9, September 2005 (2005-09-01)
See also references of EP2187525A4 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10158470B2 (en) 2009-08-18 2018-12-18 Koninklijke Philips N.V. Method for operating a radio station in a mobile network
US9524206B2 (en) 2014-08-28 2016-12-20 Fujitsu Limited Decoding device and error detection method
US10513550B2 (en) 2014-12-30 2019-12-24 Hanmi Pharm Co., Ltd Glucagon derivatives

Also Published As

Publication number Publication date
US20100138725A1 (en) 2010-06-03
CN101765976A (zh) 2010-06-30
CN101765976B (zh) 2014-03-12
JPWO2009019763A1 (ja) 2010-10-28
EP2187525A4 (en) 2010-08-25
EP2187525A1 (en) 2010-05-19
EP2187525B1 (en) 2014-03-12
JP5126230B2 (ja) 2013-01-23

Similar Documents

Publication Publication Date Title
WO2009019763A1 (ja) 誤り検出装置及び誤り訂正／誤り検出復号装置並びに方法
WO2007036800A3 (en) Method and apparatus for error management
WO2009011059A1 (ja) 誤り訂正復号装置および再生装置
WO2006078418A3 (en) Error protecting groups of data words
EP2035938A4 (en) INCREASING THE RELIABILITY, AVAILABILITY, AND EFFICIENCY OF A MEMORY DEVICE
WO2007036834A3 (en) Error detection / correction circuit and corresponding method
TW200731230A (en) Error correction code decoder
EP1870807A3 (en) Software and methods to detect and correct data structure
WO2010080257A3 (en) Data error recovery in non-volatile memory
US20160124803A1 (en) Storage Device Data Access Method and Storage Device
WO2009053961A3 (en) Systems and methods for multiple coding rates in flash devices
CN1881477A (zh) 编码数据的错误检测和校正
JP2012525062A5 (ja)
JP2003115197A5 (ja)
ATE545228T1 (de) Blinde transportformaterkennung mit niedriger komplexität
WO2006059772A3 (en) Memory system, memory system controller, and a data processing method in a host apparatus
TW200639860A (en) Semiconductor memory and method of correcting errors for the same
KR101819152B1 (ko) 오류 정정 코드를 디코딩하기 위한 방법 및 이와 관련된 디코딩 회로
EP1453209A3 (en) Apparatus and method generating error flags for errors and erasures decoding
EP2187527A3 (en) Error judging circuit and shared memory system
EP2270791A3 (en) Method and apparatus for decoding multiword information
GB2491495A (en) Reference cells for spin torque based memory device
WO2006042262A3 (en) Detecting a security violation using error correction code
JP2010109492A5 (ja) 復号装置、復号方法、及びプログラム
WO2003038620A3 (fr) Procede de memorisation de donnees avec correction d'erreur

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780100054.3

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07792110

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009526290

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2007792110

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE