WO2008152724A1 - 半導体記憶装置 - Google Patents
半導体記憶装置 Download PDFInfo
- Publication number
- WO2008152724A1 WO2008152724A1 PCT/JP2007/062018 JP2007062018W WO2008152724A1 WO 2008152724 A1 WO2008152724 A1 WO 2008152724A1 JP 2007062018 W JP2007062018 W JP 2007062018W WO 2008152724 A1 WO2008152724 A1 WO 2008152724A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- column
- predetermined number
- bit lines
- storage device
- memory cell
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
カラム選択型のSRAMは、複数のメモリセル1と、各々が予め定められた数のビット線BLに対応して設けられた複数のセンスアンプ6と、カラム選択信号に基づいて、前記予め定められた数のビット線BLの中から1本のビット線BLを対応するセンスアンプ6に接続するカラム回路8と、カラム選択信号線SELを介してカラム選択信号を対応するメモリセル1に供給するカラム活性回路9と、メモリセル1の内部に設けられ、カラム選択信号に基づいて対応するワード線WLをメモリセル1に接続する複数のスイッチ回路とを備える。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/062018 WO2008152724A1 (ja) | 2007-06-14 | 2007-06-14 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/062018 WO2008152724A1 (ja) | 2007-06-14 | 2007-06-14 | 半導体記憶装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008152724A1 true WO2008152724A1 (ja) | 2008-12-18 |
Family
ID=40129341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/062018 WO2008152724A1 (ja) | 2007-06-14 | 2007-06-14 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2008152724A1 (ja) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022713A (ja) * | 1988-06-16 | 1990-01-08 | Kawasaki Steel Corp | 半導体集積回路 |
JPH10222985A (ja) * | 1998-03-09 | 1998-08-21 | Hitachi Ltd | 半導体記憶装置 |
JP2000339971A (ja) * | 1999-05-26 | 2000-12-08 | Nec Corp | 半導体記憶装置 |
JP2001167581A (ja) * | 1999-12-09 | 2001-06-22 | Mitsubishi Electric Corp | 半導体メモリ |
-
2007
- 2007-06-14 WO PCT/JP2007/062018 patent/WO2008152724A1/ja active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH022713A (ja) * | 1988-06-16 | 1990-01-08 | Kawasaki Steel Corp | 半導体集積回路 |
JPH10222985A (ja) * | 1998-03-09 | 1998-08-21 | Hitachi Ltd | 半導体記憶装置 |
JP2000339971A (ja) * | 1999-05-26 | 2000-12-08 | Nec Corp | 半導体記憶装置 |
JP2001167581A (ja) * | 1999-12-09 | 2001-06-22 | Mitsubishi Electric Corp | 半導体メモリ |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102048255B1 (ko) | 비트 라인 감지 증폭기 및 이를 포함하는 반도체 메모리 장치 및 메모리 시스템 | |
JP2007059026A5 (ja) | ||
TW200609940A (en) | Semiconductor integrated circuit device | |
WO2009052371A3 (en) | Ground level precharge bit line scheme for read operation in spin transfer torque magnetoresistive random access memory | |
WO2007005891A3 (en) | Micro-tile memory interfaces | |
WO2009001534A1 (ja) | 抵抗変化型不揮発性記憶装置 | |
WO2008002713A3 (en) | Integrated circuit having a memory with low voltage read/write operation | |
TW200710661A (en) | Memory controller interface for micro-tiled memory access | |
WO2009158677A3 (en) | Short reset pulse for non-volatile storage 19 | |
TW201322275A (zh) | 半導體裝置 | |
JP2009545834A5 (ja) | ||
TW200731271A (en) | Nonvolatile semiconductor memory device | |
TW200733106A (en) | Nonvolatile semiconductor memory device | |
JP2010146678A5 (ja) | ||
KR100655375B1 (ko) | 메모리 코어 및 이를 구비한 반도체 메모리 장치 | |
US9842627B2 (en) | Memory device with strap cells | |
TW200610104A (en) | Semiconductor memory devices and signal line arrangements and related methods | |
WO2011062680A3 (en) | Memory device and method thereof | |
WO2008120333A1 (ja) | 可変抵抗メモリ及びそのデータ書込み方法 | |
TW200617982A (en) | Sram array with improved cell stability | |
TW200605189A (en) | Semiconductor memory devices having separate read and write global data lines and associated methods | |
WO2008121426A3 (en) | Testing for sram memory data retention | |
WO2007140031A3 (en) | Sram split write control for a delay element | |
WO2008152724A1 (ja) | 半導体記憶装置 | |
WO2008006075A3 (en) | Memories with front end precharge |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07745275 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07745275 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |