WO2008114346A1 - 歪補償装置及びその遅延時間推定方法 - Google Patents

歪補償装置及びその遅延時間推定方法 Download PDF

Info

Publication number
WO2008114346A1
WO2008114346A1 PCT/JP2007/055381 JP2007055381W WO2008114346A1 WO 2008114346 A1 WO2008114346 A1 WO 2008114346A1 JP 2007055381 W JP2007055381 W JP 2007055381W WO 2008114346 A1 WO2008114346 A1 WO 2008114346A1
Authority
WO
WIPO (PCT)
Prior art keywords
distortion
delay time
input signal
feedback
distortion compensation
Prior art date
Application number
PCT/JP2007/055381
Other languages
English (en)
French (fr)
Inventor
N. Lozhkin Alexander
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/055381 priority Critical patent/WO2008114346A1/ja
Priority to JP2009504946A priority patent/JP4935897B2/ja
Publication of WO2008114346A1 publication Critical patent/WO2008114346A1/ja

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32—Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
    • H03F1/3294—Acting on the real and imaginary components of the input signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/34—Negative-feedback-circuit arrangements with or without positive feedback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/336—A I/Q, i.e. phase quadrature, modulator or demodulator being used in an amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
    • H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
    • H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H04B2001/0408—Circuits with power amplifiers
    • H04B2001/0433—Circuits with power amplifiers with linearisation using feedback

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Amplifiers (AREA)
  • Transmitters (AREA)

Abstract

　入力信号に歪補償係数を用いて歪補償処理を施すプリディストーション部、歪補償前の入力信号を遅延する遅延部、遅延部から出力する歪補償前の入力信号と歪デバイスの出力側からフィードバックされるフィードバック信号とに基づいて歪補償係数を更新する歪補償係数更新部、歪デバイスとフィードバックループで生じる遅延時間を推定して遅延部に設定するDLL回路を備えた歪補償装置における遅延時間推定方法である。DLL回路は、隣接する２つの入力信号を前信号、後信号と定義するとき、前信号、後信号およびフィードバック信号の振幅をそれぞれ抽出し、前信号とフィードバック信号の振幅積、後信号とフィードバック信号の振幅積を演算し、振幅積の差を遅延時間推定値として出力する。
PCT/JP2007/055381 2007-03-16 2007-03-16 歪補償装置及びその遅延時間推定方法 WO2008114346A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP2007/055381 WO2008114346A1 (ja) 2007-03-16 2007-03-16 歪補償装置及びその遅延時間推定方法
JP2009504946A JP4935897B2 (ja) 2007-03-16 2007-03-16 歪補償装置及びその遅延時間推定方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/055381 WO2008114346A1 (ja) 2007-03-16 2007-03-16 歪補償装置及びその遅延時間推定方法

Publications (1)

Publication Number Publication Date
WO2008114346A1 true WO2008114346A1 (ja) 2008-09-25

Family

ID=39765468

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/055381 WO2008114346A1 (ja) 2007-03-16 2007-03-16 歪補償装置及びその遅延時間推定方法

Country Status (2)

Country Link
JP (1) JP4935897B2 (ja)
WO (1) WO2008114346A1 (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010531069A (ja) * 2007-07-19 2010-09-16 富士通株式会社 非線形歪み補償付き増幅装置
JP2010273064A (ja) * 2009-05-21 2010-12-02 Fujitsu Ltd 歪補償装置
JP2011077593A (ja) * 2009-09-29 2011-04-14 Renesas Electronics Corp 復調器及び復調方法
CN103297155A (zh) * 2012-02-29 2013-09-11 英特尔移动通信技术有限公司 失真度估算设备和方法
US8798199B2 (en) 2011-03-01 2014-08-05 Fujitsu Limited Composite power amplifier, transmitter, and composite-power-amplifier control method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021132253A (ja) * 2020-02-18 2021-09-09 富士通株式会社 無線通信装置及び係数更新方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62113283A (ja) * 1985-11-12 1987-05-25 Victor Co Of Japan Ltd 絶対値回路
JP2001189685A (ja) * 1999-12-28 2001-07-10 Fujitsu Ltd 歪補償装置
JP2004015660A (ja) * 2002-06-10 2004-01-15 Mitsubishi Electric Corp 歪補償器
JP2006080931A (ja) * 2004-09-10 2006-03-23 Hitachi Communication Technologies Ltd 遅延同期ループ回路、ディジタルプリディストーション型送信機、および無線基地局

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62113283A (ja) * 1985-11-12 1987-05-25 Victor Co Of Japan Ltd 絶対値回路
JP2001189685A (ja) * 1999-12-28 2001-07-10 Fujitsu Ltd 歪補償装置
JP2004015660A (ja) * 2002-06-10 2004-01-15 Mitsubishi Electric Corp 歪補償器
JP2006080931A (ja) * 2004-09-10 2006-03-23 Hitachi Communication Technologies Ltd 遅延同期ループ回路、ディジタルプリディストーション型送信機、および無線基地局

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010531069A (ja) * 2007-07-19 2010-09-16 富士通株式会社 非線形歪み補償付き増幅装置
JP2010273064A (ja) * 2009-05-21 2010-12-02 Fujitsu Ltd 歪補償装置
JP2011077593A (ja) * 2009-09-29 2011-04-14 Renesas Electronics Corp 復調器及び復調方法
CN102035776A (zh) * 2009-09-29 2011-04-27 瑞萨电子株式会社 解调器和解调方法
US8798199B2 (en) 2011-03-01 2014-08-05 Fujitsu Limited Composite power amplifier, transmitter, and composite-power-amplifier control method
CN103297155A (zh) * 2012-02-29 2013-09-11 英特尔移动通信技术有限公司 失真度估算设备和方法
US9026391B2 (en) 2012-02-29 2015-05-05 Intel Mobile Commnications GmbH Distortion estimation apparatus and method
CN103297155B (zh) * 2012-02-29 2016-07-06 英特尔移动通信有限责任公司 失真度估算设备和方法以及移动通信装置
US9568521B2 (en) 2012-02-29 2017-02-14 Intel Deutschland Gmbh Distortion estimation apparatus and method

Also Published As

Publication number Publication date
JP4935897B2 (ja) 2012-05-23
JPWO2008114346A1 (ja) 2010-06-24

Similar Documents

Publication Publication Date Title
WO2008114346A1 (ja) 歪補償装置及びその遅延時間推定方法
WO2013036039A3 (en) Method and apparatus for processing audio signal
WO2008108195A1 (ja) ドライバ回路
TW201130229A (en) Delay locked loop and method of driving delay locked loop
WO2011075540A3 (en) Techniques for providing reduced duty cycle distortion
WO2009126410A3 (en) Integrated latency detection and echo cancellation
TW200943696A (en) Method and apparatus for reducing intermodulation distortion in an electronic device having an amplifier circuit
WO2007107985A3 (en) Method and system for bone conduction sound propagation
WO2009028023A1 (ja) エコー抑制装置、エコー抑制システム、エコー抑制方法及びコンピュータプログラム
WO2009096345A3 (en) Wireless transmission method and apparatus
WO2008126356A1 (ja) Ｏｆｄｍ受信装置及びｏｆｄｍ受信方法
BR112015001348A2 (pt) sistema para alinhar em tempo sinais espaçados, e, método para alinhar sinais temporalmente
WO2008126217A1 (ja) 歪補正制御装置及び歪補正制御方法
JP2015525036A5 (ja)
EP1932308A4 (en) AMPLIFIER SYSTEM WITH ANALOG POLYNOMIC PRECORDING WITH SUB NYQUIST DIGITAL ADAPTATION
WO2007006048A3 (en) Spread spectrum clock generator having an adjustable delay line
WO2017082749A8 (en) Predistortion device
WO2009046627A8 (zh) 对射频链路中的信号进行矫正的方法及预矫正器
WO2009069305A1 (ja) 受信装置及び受信方法
WO2008105251A1 (ja) ドライバ回路
TW200746057A (en) Apparatus, system, and method for adptive asynchronous equalization using leakage
WO2009139814A3 (en) Modified distributed amplifier to improve low frequency efficiency and noise figure
TW200729730A (en) Impulse noise remover and related method
WO2007100507A3 (en) Reducing the peak-to-average power ratio of a signal
ATE540470T1 (de) Verzerrungskompensierungsvorrichtung

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07738826

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2009504946

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07738826

Country of ref document: EP

Kind code of ref document: A1