Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
  • H10D84/201—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
  • H10D84/204—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
  • H10D84/209—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D1/00—Resistors, capacitors or inductors
  • H10D1/40—Resistors
  • H10D1/47—Resistors having no potential barriers
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
  • Y10S257/903—FET configuration adapted for use as static memory cell
  • Y10S257/904—FET configuration adapted for use as static memory cell with passive components,, e.g. polysilicon resistors

Definitions

• This invention relates generally to a resistive divider circuit, and method of manufacturing same.
• a typical display module is illustrated schematically in Figure 1 of the drawings and comprises a liquid crystal (LC) cell 100 sandwiched between two glass plates 102a, 102b.
• Display driver Ics namely source or column drivers 106 and gate or row drivers 108, are mounted on the lower glass plate (or "active plate") 102a.
• a colour filter 104 is provided at the upper glass plate 102b, and the complete arrangement is sandwiched between a pair of polarizers 109a,b.
• the display module is mounted over a lightguide 110 and backlight 112.
• the configuration described above and illustrated in Figure 1 of the drawings can be built, for example, in small portable devices, such as cellular telephones and Personal Digital Assistants (PDAs).
• PDAs Personal Digital Assistants
• Digital to analog conversion in the source (or column) drivers of a TFT display requires a monotonic transfer characteristic, which is non-linear. Therefore, the resistors in the chain are not equal.
• colour depth for each sub-pixel (for red, green and blue primary colours respectively) there may be a code of 6, 8 or even 10 or more bits, each requiring a respective voltage tap.
• the requirement for precision is ever- increasing, and this cannot be traded off against IC area.
• FIG. 3 of the drawings there is illustrated a typical layout implementation of a polysilicon resistor chain for use in a source display driver according to the prior art.
• a layer of silicon nitride and a layer of silicon oxide are deposited on a polysilicon body 10, and these layers are patterned by lithography to expose parts of the IC to be silicidated, whereas the parts of the body not to be silicidated remain covered by these layers.
• a titanium layer is then deposited and thermally heated, so it reacts with exposed silicon to form suicide only in the parts not covered by the silicon nitride and silicon oxide layers. The titanium that has not reacted with silicon (in the parts covered by the above- mentioned layers) is subsequently removed.
• the silicidated parts have a law resistivity for electrically contacting the silicon layer by a metal contact (to form the voltage taps) and the non-silicidated silicon has a relatively low conductivity and mainly determines the resistance value of each resistor R.
• the patterned layer of silicon nitride and the patterned layer of silicon oxide form a so-called silicidation protection mask, also referred to as a SIPROT mask S.
• the layout illustrated in Figure 3 can only operate acceptably if the requirement for precision is not very high and the width of the resistor R can be sized such that the head parasitic resistance (contacts, suicided polysilicon 16 and the interface with the resistor body 14) is negligible with regard to the designed resistor value.
• the value of the polysilicon resistor shown in Figure 3 is:
• Top parasitic resistances of, say 200 ohms together with some amplifier input capacitance could result in RC time constants that cause some timing problems in the system at high speeds.
• a method of manufacturing an integrated circuit comprising a resistive divider circuit, the method comprising providing a silicon body having an intermediate tap extending therefrom, the tap comprising a silicon stem supporting a relatively wider silicon platform, forming a silicidation protection layer over said silicon body and intermediate tap and patterning said silicidation protection layer such that said silicon platform is exposed, and performing a silicidation process so as to silicidate said exposed platform to form a respective contact pad of relatively low resistivity.
• the above-mentioned object of the invention is achieved by making the interface (i.e. the intersection between the SIPROT layer and the polysilicon layer) longer than that in the prior art arrangement described with reference to Figure 5. Since the interface resistance between the polysilicon covered with SIPROT (i.e. silicidation protection layer) and the suicided polysilicon (for interconnections) is inversely proportional to the length of the SIPROT mask interface, by making the interface longer, the parasitic resistance caused by the interface is significantly reduced relative to the prior art.
• a plurality of said intermediate taps are provided in spaced-apart relation, wherein the width of sections of said silcon body between adjacent stems defines the resistance thereof.
• the interface between the non-silicidated platform and the silicidated contact pad is of a meandering configuration, which has the effect of further increasing the effective length of the interface and, therefore, decreasing the parasitic resistance thereof.
• each of said intermediate taps Preferably, two of said intermediate taps, one each on opposing sides of said silicon body, are provided between each resistor.
• Each of the intermediate taps will have a parasitic interface resistance, and these parasitic resistances will be in parallel, thus the effective overall resistance is further reduced.
• an integrated circuit comprising a resistive divider circuit having a silicon body with an intermediate tap extending therefrom, the tap comprising a silicon stem supporting a relatively wider silicon platform, wherein said platform comprises a non-silicidated portion coupled to said silicon body and a silicidated external contact portion with an interface between said non-solicidated and solicidated portions.
• Figure 1 is a schematic diagram illustrating the basic configuration of a display module in which a digital to analog converter including a resistive divider circuit according to an exemplary embodiment of the present invention
• Figure 2 is a schematic circuit diagram illustrating the basic configuration of a resistive divider circuit
• Figure 3 is a schematic plan view of a resistive divider circuit having a first, known layout
• Figure 4 is a schematic cross-sectional view of a portion of the device illustrated in Figure 3, illustrating the effect of the interface between silicidated and non- silicidated polysilicon;
• Figure 5 is a schematic cross-sectional view of a resistive divider circuit having a second, known layout
• Figure 6 is a schematic cross-sectional view of a resistive divider circuit according to a first exemplary embodiment of the present invention.
• FIG 7 is a schematic cross-sectional view of a resistive divider circuit according to a second exemplary embodiment of the present invention.
• a resistive divider circuit according to a first exemplary embodiment of the invention comprises a polysilicon body 60 having a relatively high resistivity.
• the polysilicon body 60 is etched to form intermediate tap portions 6 Ion each of which is supported a relatively broader polysilicon platform 62.
• a silicidation protection (SIPROT) layer S is then deposited over the body 60 and patterned by lithography to expose the polysilicon platforms 62.
• SIPROT silicidation protection
• a titanium layer is deposited and thermally treated so it reacts with the exposed polysilicon of the platforms 62 to form suicide (of relatively low resistivity), thereby creating respective contact pads A, B (i.e. the parts shown in Figure 6 with black squares 63 representing contacts to metal).
• the position of the tap portions 61 determines the resistance of the polysilicon body therebetween, and it is a significant advantage of the illustrated layout that it is possible to make adjustments to the location of the tap portions 61 relative to the polysilicon body 60, so as to adjust the resistance thereof accordingly, with only one mask adjustment (at the polysilicon etching stage).
• a very precise tap can be made on the main body, which can be moved to the left or right to adjust the transfer characteristic of the device with only one mask change. It is not necessary to modify the contact or metal masks to make small adjustments: simply by moving the relatively small polysilicon tap portions 61 (within the limits of the broad contact heads 61), the DAC transfer curves can be adjusted precisely.
• the parasitic resistance associated therewith is not in the main current path, and does not affect the accuracy of the device, and the length of the interface is significantly increased relative to the prior art arrangement described above with reference to Figure 5, such that the parasitic resistance associated with the interface is signficantly reduced accordingly.
• Figure 6 it is proposed to provide two heads A, B in respect of each intermediate tap, one on each side of the polysilicon body 60.
• Each head has substantially the same parasitic resistance (contact + suicided region + interface) and, by providing one head on each side of the body 60, the resultant respective parasitic resistances are in parallel, and therefore the overall parasitic resistance is halved.
• the SIPROT border length can be maximised by first etching the polysilicon platform 62 to form a series of notches or grooves 64 therein, and then depositing and patterning the SIPROT layer S, such that a meandering inter face is achieved.
• the overall length of the interface is therefore further increased relative to the case where the interface is a straight line, and the resultant parasitic resistance is further decreased accordingly.
• fine tuning of the device transfer characteristics can be achieved simply by moving the polysilicon tap portions 61 relative to the body 60 (within the constraints of the broader contact pad A).
• the head resistance is improved (relative to the prior art arrangement described with reference to Figure 5) by the ratio of the SIPROT length to the width of the narrow tap portion 61, i.e. instead of a resistance of 200 Ohms per tap, only 20 Ohms (thus, the parasitic resistance associated with each tap can be reduced by a factor of 10).
• the parasitic resistance associated with each tap can be further reduced by a factor of, say, 1.5 or even 2 relative to the arrangement of Figure 6, i.e. the interface resistance associated with each tap may only be 10 to 15 Ohms.
• the present invention proposes a new layout technique for a resistive divider circuit (for use in a DAC), which is flexible enough to enable dividing ratios to be changed within certain limits (set by the width of the contact pads), changing only one process step (i.e. one mask) and minimising the parasitic resistance of the intermediate taps.
• the exemplary embodiments of the invention described above propose respective layouts in respect of a high precision voltage divider for use in building a digital to analog converter which provides bias levels to be switched on every column of pixels of an active matrix TFT LCD display of the type described above with reference to Figure 1.
• the bias levels are not equally spaced relative to each other, so the DAC must have a nonlinear transfer characteristic.
• the curves of the transfer characteristic are dependent on the liquids used by the TFT LCD panel maker. Because of this nonlinearity, the precision of the voltage divider depends on the accuracy of the individual resistors with different values, which are affected in conventional methods by the reistor head parasitic interface resistances.
• the present invention proposes a layout technique which makes the resistor head parasitic interface resistance negligible with respect to the main body resistance. As a result, more freedom is offered with regard to sizing of resistors for high precision (deep colour depth) modern LCD displays for flat television sets and computer screens.
• the proposed technique opens the way to further cost reductions (by choosing a smaller IC area for these resistor strings) in high precision (>8 bit) DACs with nonlinear transfer characteristics.

Landscapes

• Semiconductor Integrated Circuits (AREA)
• Liquid Crystal (AREA)
• Apparatuses And Processes For Manufacturing Resistors (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (2)

Family

ID=38477145

Family Applications (1)

Country Status (5)

Families Citing this family (2)

Citations (5)

Family Cites Families (14)

• 2007
  • 2007-04-19 CN CN2007800142706A patent/CN101427346B/zh not_active Expired - Fee Related
  • 2007-04-19 EP EP07735545A patent/EP2022082A2/en not_active Withdrawn
  • 2007-04-19 US US12/297,281 patent/US8026556B2/en not_active Expired - Fee Related
  • 2007-04-19 JP JP2009506026A patent/JP5011376B2/ja not_active Expired - Fee Related
  • 2007-04-19 WO PCT/IB2007/051409 patent/WO2007122561A2/en not_active Ceased

Patent Citations (5)

Also Published As

Similar Documents

Legal Events