WO2007036128A1 - Interface bts-bsc et procede pour detecter l'interface - Google Patents

Interface bts-bsc et procede pour detecter l'interface Download PDF

Info

Publication number
WO2007036128A1
WO2007036128A1 PCT/CN2006/002263 CN2006002263W WO2007036128A1 WO 2007036128 A1 WO2007036128 A1 WO 2007036128A1 CN 2006002263 W CN2006002263 W CN 2006002263W WO 2007036128 A1 WO2007036128 A1 WO 2007036128A1
Authority
WO
WIPO (PCT)
Prior art keywords
hdlc
bsc
unit
bts
transceiver
Prior art date
Application number
PCT/CN2006/002263
Other languages
English (en)
Chinese (zh)
Inventor
Kai Wen
Original Assignee
Huawei Technologies Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co., Ltd. filed Critical Huawei Technologies Co., Ltd.
Publication of WO2007036128A1 publication Critical patent/WO2007036128A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W92/00—Interfaces specially adapted for wireless communication networks
    • H04W92/04—Interfaces between hierarchically different network devices
    • H04W92/12—Interfaces between hierarchically different network devices between access points and access point controllers

Definitions

  • the present invention relates to a base station subsystem (BSS), and more particularly to an interface between a base station (BTS) and a base station controller (BSC) in a BSS and a method for detecting the interface.
  • BSS base station subsystem
  • BSC base station controller
  • BSS usually includes BTS and BSC.
  • BTS side equipment and BSC side equipment can be divided into central processing unit (CPU) direct processing equipment and CPU external equipment.
  • CPU central processing unit
  • CPU direct processing equipment is directly controlled by CPU and can be compared.
  • Flexible processing, suitable for extended functions, and CPU external devices can only perform predetermined processing, and it is not convenient to flexibly expand functions.
  • the current BSS often implements high-level data link control (HDLC) frame format data transmission between the BTS and the BSC through the BTS-BSC interface.
  • a typical HDLC frame includes six fields from front to back: at least 8 The start flag ( OF ) of the bit, contains an octal number with a value of 0x7E; an 8-bit or 16-bit destination address (DA); an 8-bit or 16-bit control field; an optional information field, if the information exists, The length of the information field must be an integer multiple of 8; a 16-bit or 32-bit check field (CRC); an 8-bit end flag (CF).
  • OF The start flag of the bit, contains an octal number with a value of 0x7E
  • DA 8-bit or 16-bit destination address
  • DA 8-bit or 16-bit control field
  • an optional information field if the information exists,
  • the length of the information field must be an integer multiple of 8; a 16-bit or 32-bit check field (CRC);
  • the role of the CRC field is to detect error retransmission.
  • the receiver can use the CRC-CCITT algorithm to calculate the data in the address field, the control field and the information field. If the result is equal to the value in the CRC field, Then the frame has no CRC error, otherwise the frame has a CRC error.
  • the cause of the CRC error may include one or more of the following: the sender error, for example, the sender calculates the CRC field incorrectly, or does not fill in the CRC field; This may involve the HDLC frame being transmitted during transmission All devices and connections between devices; Receiver error, for example, the CRC field is incorrect when the receiver detects the CRC field.
  • the cause of the frame loss error may include one or more of the following: a sender error, such as the sender does not fill in the CF domain; a transmission error, which may involve the HDLC. The connection between all devices and devices that the frame passes during transmission; the receiver error, such as the receiver detection error.
  • the prior art BTS-BSC interface 100 includes: a BTS side interface module 101 including an HDLC unit 131 and an E1 transceiver 141; and an HDLC unit 132 and an E1.
  • the HDLC unit 131 and the E1 transceiver 141 of the BTS side interface module 101 are implemented by the BTS side CPU external device, and the HDLC unit 132 and the E1 transceiver 142 of the BSC side interface module 102 are implemented by the BSC side CPU external device.
  • the BTS side HDLC unit 131 is configured to receive data from the upper layer of the BTS side interface module 101.
  • the data occupies an address field, a control domain, and an information field in the HDLC frame, and the HDLC unit 131 encapsulates the data into HDLC frames and performs pulse modulation coding ( PCM), the encoded PCM code is transmitted to the E1 transceiver 141; the HDLC unit 131 is further configured to receive the PCM code from the E1 transceiver 141, and extract the address domain, the control domain, and the information domain from the decoded HDLC frame.
  • the data is sent to the upper layer of the BTS side interface module 101.
  • the HDLC unit 131 further has a test function, for example, detecting and counting whether the received HDLC frame has a CRC error and whether there is a frame loss error.
  • the BTS side E1 transceiver 141 is configured to receive the PCM code from the HDLC unit 131.
  • the code is encoded as an HDB3 code and transmitted to the E1 transceiver 142 through the transmission module 103.
  • the E1 transceiver 141 is further configured to receive the HDB3 code from the E1 transceiver 142 transmitted through the transmission module 103, decode it into a PCM code, and transmit it to the PCM code.
  • HDLC unit 131 The BTS side E1 transceiver 141 is configured to receive the PCM code from the HDLC unit 131.
  • the code is encoded as an HDB3 code and transmitted to the E1 transceiver 142 through the transmission module 103.
  • the E1 transceiver 141 is further configured to receive the HDB3 code from the E1 transceiver 142 transmitted through the transmission module 103, decode it into a PCM code, and transmit it to the PCM code.
  • HDLC unit 131 The code is encode
  • the BSC-side HDLC unit 132 is configured to receive data from an upper layer of the BSC-side interface module 102.
  • the data occupies an address field, a control domain, and an information domain in an HDLC frame, and the HDLC unit 132 encapsulates the data into an HDLC frame and performs pulse modulation coding.
  • the HDLC unit 132 is further configured to receive the PCM code from the E1 transceiver 142, and extract the address domain, the control domain, and the information domain data from the decoded HDLC frame to The upper layer of the BSC side interface module 102; the HDLC unit 132 also has a test function, for example, detecting and counting whether the received HDLC frame has a CRC error and whether there is a frame loss error.
  • the E1 transceiver 142 is configured to receive the PCM code from the HDLC unit 132, encode it into the HDB3 code, and transmit it to the E1 transceiver 141 through the transmission module 103.
  • the E1 transceiver 142 is further configured to receive the E1 transceiver transmitted through the transmission module 103.
  • the HDB3 code of the device 141 is decoded into a PCM code and transmitted to the HDLC unit 132.
  • the communication link supported by the E1 transceiver using time division multiplexing (TDM) is divided into 32 time slots, and the data sent and received by the HDLC unit may occupy only part of the time slot of the E1 transceiver.
  • HDLC When the unit receives data from the E1 transceiver, it only extracts the data on the part of the time slot it occupies.
  • the HDLC units on the BTS side and the BSC side are usually implemented by a communication controller as a CPU external device, such as a serial communication controller (SCC) of Motorola MPC860, etc., of these communication controllers.
  • SCC serial communication controller
  • the common feature is that it can only provide fixed transmission and reception and test functions. It is difficult to flexibly expand.
  • the current HDLC unit can only detect and count whether there are CRC errors or frame loss errors in the received HDLC frames, but these problems are formed. The reason is difficult to locate. In fact, the production of these errors It may be related to the following three aspects:
  • the sender HDLC unit is incorrect. For example, the sending HDLC unit calculates the CRC field incorrectly, or does not fill in the CF field.
  • the transmission process is incorrect, that is, the device connected between the sending HDLC unit and the receiving HDLC unit.
  • the connection error between the devices; the HDLC unit of the receiving party is wrong, for example, the HDLC unit of the receiving party calculates the CRC domain error.
  • the prior art BTS-BSC interface must separately detect the above three aspects by means of a dedicated detecting device to locate the problem, which results in poor testability and high detection cost of the existing BTS-BSC interface. Summary of the invention
  • the present invention provides a base station (BTS)-base station controller (BSC) interface, comprising:
  • the BTS side interface module includes an interconnected BTS side high layer data link control (HDLC) unit and a BTS side E1 transceiver, and the BTS side HDLC unit is configured to encapsulate and decapsulate HDLC frame data, and the BTS side E1 transceiver is used for transmitting and receiving HDLC frame data;
  • HDLC high layer data link control
  • the BSC side interface module includes an interconnected BSC side HDLC unit and a BSC side E1 transceiver, and the BSC side HDLC unit is configured to encapsulate and decapsulate HDLC frame data, and the BSC side E1 transceiver is configured to send and receive HDLC frame data;
  • the transmission module connected between the BTS side E1 transceiver and the BSC side E1 transceiver, the transmission module is configured to transmit HDLC frame data between the BTS side and the BSC side,
  • the BTS side HDLC unit is a direct processing device of its side CPU and can generate an arbitrary frame.
  • the BTS side interface module further includes a transparent transmission unit connected between the BTS side HDLC unit and the BTS side E1 transceiver, the transparent transmission unit is configured to be on the BTS side HDLC unit and the BTS side E1 HDLC frame data is transparently transmitted between transceivers.
  • the HDC unit on the BSC side is a direct processing device of the side CPU and can generate an arbitrary frame.
  • the BSC side interface module further includes a transparent transmission unit connected between the BSC side HDLC unit and the BSC side E1 transceiver, the transparent transmission unit is configured to be on the BSC side HDLC unit and the BSC side E1 HDLC frame data is transparently transmitted between transceivers.
  • the HDC unit on the BSC side is a direct processing device of the side CPU and can generate an arbitrary frame.
  • the BSC side interface module further includes a transparent transmission unit connected between the BSC side HDLC unit and the BSC side E1 transceiver, the transparent transmission unit is configured to be on the BSC side HDLC unit and the BSC side E1 HDLC frame data is transparently transmitted between transceivers.
  • the present invention also provides a method of detecting a BTS-BSC interface, comprising:
  • the HDLC unit on the BTS side sequentially transmits the HDLC test frame X to the BSC side HDLC unit through the BTS side E1 transceiver, the transmission module, and the BSC side E1 transceiver, and the BSC side HDLC unit detects whether the received HDLC test frame X' has an error. If yes, go to step B, otherwise confirm that the interface is correct.
  • the HDC unit on the BSC side stores the received HDLC test frame X', and the HDLC unit on the BTS side generates the same HDLC check frame X' as the HDLC test frame X', and sequentially passes through the BTS side E1 transceiver, the transmission module, and the BSC side.
  • the E1 transceiver transmits the HDLC check frame X' to the BSC side HDLC unit, and the BSC side HDLC unit compares the received HDLC check frame X" Whether it is the same as the saved HDLC test frame X', if yes, it is confirmed that the BTS side HDLC unit is incorrect, otherwise it is confirmed that the other parts of the interface other than the BTS side HDLC unit are incorrect.
  • the HDLC test frame X is transparently transmitted to the BTS side E1 transceiver by the BTS side HDLC unit through the BTS side transparent transmission unit.
  • the HDC check frame X' is transparently transmitted to the BTS side E1 transceiver by the BTS side HDLC unit through the BTS side transparent transmission unit.
  • the error is a check field CRC error or a frame loss error.
  • the invention further provides a method for detecting a BTS-BSC interface, comprising:
  • the HDC unit on the BSC side sequentially transmits the HDLC test frame Y to the HDLC unit on the BTS side through the B1 side E1 transceiver, the transmission module, and the BTS side E1 transceiver, and the HDLC unit on the BTS side detects whether the received HDLC test frame Y' has an error. If yes, go to step B, otherwise confirm that the interface is correct.
  • the HDLC unit on the BTS side stores the received HDLC test frame Y', and the HDLC unit on the BSC side generates the same HDLC check frame ⁇ ' as the HDLC test frame Y', and sequentially passes through the BSC side E1 transceiver, the transmission module, and the BTS side.
  • the E1 transceiver transmits the HDLC check frame ⁇ ' to the BTS side HDLC unit, and the BTS side HDLC unit compares whether the received HDLC check frame Y" is the same as the saved HDLC test frame Y', and if yes, confirms the BSC side.
  • the HDLC unit is incorrect, otherwise it is confirmed that the interface other than the BSC side HDLC unit is incorrect.
  • the HDC test frame Y is transparently transmitted to the BSC side E1 transceiver by the BSC side HDLC unit through the BSC side transparent transmission unit.
  • the HDSC check frame Y' is transparently transmitted to the BSC side E1 transceiver by the BSC side HDLC unit through the BSC side transparent transmission unit.
  • the BTS-BSC interface provided by the present invention, due to the BTS side and the BSC side At least one of the HDLC units can generate an arbitrary frame. Therefore, when the receiving party detects an erroneous HDLC frame, the sending HDLC unit can generate and send the same check frame to the receiving HDLC unit, and the receiving HDLC unit.
  • the specific device that caused the HDLC frame error can be determined by comparing the erroneous HDLC frame with the received check frame. Since the entire test flow of the method of detecting the interface can be performed without using a dedicated detection device, the detection cost is low. ' Brief description of the drawing
  • FIG. 1 is a structural diagram of a prior art BTS-BSC interface.
  • FIG. 2 is a structural diagram of a BTS-BSC interface according to Embodiment 1 of the present invention.
  • FIG. 3 is a structural diagram of a BTS-BSC interface according to Embodiment 2 of the present invention.
  • FIG. 4 is a structural diagram of a BTS-BSC interface according to Embodiment 3 of the present invention. Mode for carrying out the invention
  • the core idea of the present invention is to replace the HDLC unit in the prior art with an HDLC unit capable of generating an arbitrary frame on either or both sides of the BTS side or the BSC side of the BTS-BSC interface.
  • the first embodiment On the BTS side of the present embodiment, the HDLC unit that implements the device directly by the current CPU and can generate any HDLC frame is used instead of the HDLC unit in the prior art.
  • the BTS-BSC interface 200 of the first embodiment of the present invention includes: a BTS side interface module 201 including an E1 transceiver 141 and an HDLC unit 261; HDLC unit 132 and BSC of E1 transceiver 142 The side interface module 102; a transmission module 103 for communication between the BTS side interface module 201 and the BSC side interface module 102.
  • the E1 transceiver 141 of the BTS side interface module 201 is implemented by a BTS side CPU external device, and the HDLC unit 261 is implemented by a BTS side CPU direct processing device.
  • the BTS side interface module 201 may further include a transparent transmission unit 251 implemented by the CPU external device for transparently transmitting data. It may also be said that the transparent transmission unit 251 can be implemented as an HDLC unit 261 implemented by the CPU direct processing device and externally by the CPU.
  • the device implements a transmission channel between the E1 transceivers 141, which can function to communicate with the BTS side CPU and external devices.
  • the HDLC unit 132 and the E1 transceiver 142 of the BSC side interface module 102 are still implemented by the BSC side CPU external devices as compared with the prior art, and their functions and connections are not changed.
  • the HDLC unit 261 is configured to receive data from an upper layer of the BTS side interface module 201.
  • the data occupies an address field, a control field, and an information field in an HDLC frame, and the HDLC unit 261 encapsulates the data into an HDLC frame and performs pulse modulation coding.
  • the obtained PCM code is transmitted to the transparent transmission unit 251.
  • the HDLC unit 261 is further configured to receive the PCM code from the transparent transmission unit 251, and extract the address domain, the control domain, and the information domain data from the decoded HDLC frame and send the data to the BTS side interface.
  • the upper layer of the module 201; the HDLC unit further has a flexible test function, and can generate an arbitrary frame in addition to performing detection, counting whether the received HDLC frame has a CRC error, or whether there is a frame loss error.
  • the transparent transmission unit 251 is configured to receive the PCM code from the HDLC unit 261 and send it to the E1 transceiver 141.
  • the transparent transmission unit 251 is further configured to receive the PCM code from the E1 transceiver 141 and send it to the HDLC unit 261 for transmission and reception in the HDLC unit 261.
  • the transparent transmission module 251 receives data from the E1 transceiver, only the data on the partial time slots occupied by the HDLC unit 261 is extracted.
  • the E1 transceiver 141 is configured to receive the PCM code from the transparent transmission unit 251 and encode it as The HDB3 code is transmitted to the El transceiver 142 through the transmission module 103.
  • the E1 transceiver 141 is further configured to receive the HDB3 code from the E1 transceiver 142 transmitted through the transmission module 103, decode it into a PCM code, and transmit it to the transparent transmission unit 251. .
  • the detection of the BTS-BSC interface of the present embodiment by using the HDLC frame includes the CRC error detection and the frame loss error detection.
  • the following is the specific process of the two detections.
  • the case where the BTS side interface module 201 includes the transparent transmission module 251 is taken as an example.
  • the CRC error detection of the BTS-BSC interface of this embodiment by using the HDLC frame includes steps 11 to 14:
  • the HDLC unit 261 on the BTS side receives the data from the upper layer of the local interface module 201 and encapsulates it into the HDLC test frame A, and sequentially transmits it to the HDLC through the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, and the E1 transceiver 142.
  • the HDLC unit 132 on the BSC side detects whether the received HDLC test frame A is an HDLC test frame ⁇ with a CRC error, and if yes, performs step 13 and subsequent steps; otherwise, the interface is confirmed to be correct, and the process ends;
  • the HDLC unit 132 saves the CRC error HDLC test frame A', and the BTS side HDLC unit 261 acquires and generates the same HDLC check frame ⁇ ' as the HDLC test frame A', and sequentially passes through the transparent transmission units 251, E1.
  • the transceiver 141, the transmission module 103 and the E1 transceiver 142 transmit it to the HDLC unit 132;
  • the BSC-side HDLC unit 132 compares whether the received HDLC check frame A" is the same as the HDLC test frame A' it holds. If the two are the same, the BTS side HDLC unit 261 is confirmed to be erroneous, and the transparent transmission unit 251 and the E1 transceiver are confirmed. 141.
  • the transmission module 103, the E1 transceiver 142, and the HDLC unit 132 and the connection between them are correct; if the two are different, the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142, and the HDLC are confirmed. One or more of the units 132 or a connection between them is incorrect.
  • the frame loss error detection is performed on the BTS-BSC interface of the embodiment by using the HDLC frame. Including steps 21 ⁇ 24:
  • the HDLC unit 261 on the BTS side receives the data from the upper layer of the interface module 201 of the present side and encapsulates it into the HDLC test frame B, and sequentially transmits it to the HDLC through the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, and the E1 transceiver 142.
  • the HDLC unit 132 on the BSC side detects whether the received HDLC test frame B is an HDLC test frame with frame loss error ⁇ ', and if yes, performs step 23 and subsequent steps. Otherwise, the interface is confirmed to be correct, and the process ends. ;
  • the HDLC unit 132 saves the HDLC test frame ⁇ with the frame loss error, and the BTS side HDLC unit 261 acquires and generates the same HDLC check frame ⁇ ' as the HDLC test frame B', and sequentially passes through the transparent transmission units 251 and E1.
  • the transceiver 141, the transmission module 103 and the E1 transceiver 142 transmit it to the HDLC unit 132;
  • the HDLC unit 132 on the BSC side compares whether the HDLC check frame B received by the HDLC check frame B is the same as the HDLC test frame B that is saved. If the two are the same, the BTS side HDLC unit 261 is confirmed to be erroneous, and the transparent transmission unit 251 and E1 are confirmed to transmit and receive.
  • the 141, the transmission module 103, the E1 transceiver 142 and the HDLC unit 132 and the connection between them are correct; if they are different, the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142 and One or more of the HDLC units 132 or a connection between them is erroneous.
  • the BTS side HDLC unit is implemented by the BTS side CPU direct processing device, it should be noted that the implementation of the BTS side HDLC unit is not limited thereto, but should include a more diverse implementation.
  • the BTS side HDLC unit can be implemented by a CPU external processing device capable of generating an arbitrary frame, such as an integrated circuit having this function.
  • the second embodiment of the present invention is to replace the HDLC unit in the prior art with the HDLC unit that is implemented by the direct processing device of the current CPU and can generate any HDLC frame.
  • the BTS-BSC interface 300 includes a BTS side interface module 101 including an HDLC unit 131 and an El transceiver 141, a BSC side interface module 302 including an E1 transceiver 142 and an HDLC unit 362, and a BTS side interface module 101.
  • a transmission module 103 that communicates with the BSC side interface module 302.
  • the E1 transceiver 142 of the BSC side interface module 302 is implemented by the BSC side CPU external device, and the HDLC unit 362 is implemented by the BSC side CPU direct processing device.
  • the BSC side interface module 302 may further include a transparent transmission unit 352 implemented by the CPU external device for transparently transmitting data. It may also be said that the transparent transmission unit 352 can be implemented as an HDLC unit 362 implemented by the CPU direct processing device and externally by the CPU.
  • the device implements a transmission channel between the E1 transceivers 142, which can function to communicate with the CPU and external devices.
  • the HDLC unit 131 and the E1 transceiver 141 of the BTS side interface module 101 are still implemented by the BTS side CPU external devices, and their functions and connection relationships are not changed as compared with the prior art.
  • the HDLC unit 362 is configured to receive data from the upper layer of the BSC side interface module 302.
  • the data occupies an address field, a control field, and an information field in the HDLC frame, and the HDLC unit 362 encapsulates the data into an HDLC frame and performs pulse modulation coding.
  • the obtained PCM code is transmitted to the transparent transmission unit 352.
  • the HDLC unit 362 is further configured to receive the PCM code from the transparent transmission unit 352, and extract the address domain, the control domain, and the information domain data from the decoded HDLC frame and send the data to the BSC side interface.
  • the upper layer of the module 302; the HDLC unit further has a flexible test function, and can generate an arbitrary frame in addition to performing detection, counting whether the received HDLC frame has a CRC error, whether it is a frame loss or not.
  • the transparent transmission unit 352 is configured to receive the PCM code from the HDLC unit 362 and transmit it to the E1 transceiver 142; the transparent transmission unit 352 is further configured to receive the PCM code from the E1 transceiver 142 and send it to the HDLC unit 362, in the HDLC unit 362.
  • the transmitted and received data only occupies part of the time slot of the E1 transceiver 142
  • the transparent transmission module 251 receives data from the E1 transceiver, Only the data on the partial time slots occupied by the HDLC unit 362 is extracted.
  • the E1 transceiver 142 is configured to receive the PCM code from the transparent transmission unit 352, encode it into the HDB3 code, and send it to the E1 transceiver 141 through the transmission module 103.
  • the E1 transceiver 142 is further configured to receive the transmission from the E1 through the transmission module 103.
  • the HDB3 code of the transceiver 141 is decoded into a PCM code and transmitted to the transparent transmission unit 352.
  • the detection of the BTS-BSC interface of the present embodiment by using the HDLC frame includes the CRC error detection and the frame loss error detection.
  • the following is the specific process of the two detections.
  • the case where the BSC side interface module 302 includes the transparent transmission module 352 is taken as an example.
  • the CRC error detection of the BTS-BSC interface of the present embodiment by using the HDLC frame includes steps 31 - 34:
  • the HDLC unit 362 on the BSC side receives the data from the upper layer of the interface module 302 of the present side and encapsulates it into an HDLC test frame C, and sequentially transmits it to the HDLC through the transparent transmission unit 352, the E1 transceiver 142, the transmission module 103, and the E1 transceiver 141.
  • the HDLC unit 131 on the BTS side detects whether the received HDLC test frame C is an HDLC test frame C′ with a CRC error. If yes, step 33 and subsequent steps are performed to confirm that the interface is correct, and the process ends.
  • the HDLC unit 131 stores the HDLC test frame C' with the CRC error, and the HDLC unit 362 of the BSC side acquires and generates the same HDLC check frame C as the HDLC test frame C, and sequentially passes through the transparent transmission unit 352 and the E1 transceiver 142. , the transmission module 103 and the E1 transceiver 141 transmit it to the HDLC unit 131;
  • the BTS side HDLC unit 131 compares whether the received HDLC check frame C" is the same as the HDLC test frame C' it holds. If the two are the same, the BSC side HDLC unit 362 is confirmed to be erroneous, and the transparent transmission unit 352 and the E1 transceiver are confirmed. 142.
  • the transmission module 103, the E1 transceiver 141, and the HDLC unit 131 and the connection between them are correct; if the two are different, the transparent transmission unit 352, the E1 transceiver 142, the transmission module 103, the E1 transceiver 141, and One or more of the HDLC units 131 or a connection between them is erroneous.
  • Performing frame loss error detection on the BTS-BSC interface of this embodiment by using the HDLC frame includes the following steps 41 - 44:
  • the HDLC unit 362 on the BSC side receives the data from the upper layer of the local interface module 302 and encapsulates it into an HDLC test frame D, and sequentially transmits it to the HDLC through the transparent transmission unit 352, the E1 transceiver 142, the transmission module 103, and the E1 transceiver 141.
  • the HDLC unit 131 on the BTS side detects whether the received HDLC test frame D is an HDLC test frame D′ with a frame loss error. If yes, step 43 and subsequent steps are performed. Otherwise, the interface is confirmed to be correct, and the process ends. ;
  • the HDLC unit 131 saves the HDLC test frame D′ with the frame loss error, and the BSC side HDLC unit 362 acquires and generates the same HDLC check frame D′ as the HDLC test frame D′, and sequentially passes through the transparent transmission units 352 and E1.
  • the transceiver 142, the transmission module 103 and the E1 transceiver 141 transmit it to the HDLC unit 131;
  • the BTS side HDLC unit 131 compares whether the received HDLC check frame D" is the same as the HDLC test frame D' it holds. If the two are the same, the BSC side HDLC unit 362 is confirmed to be erroneous, and the transparent transmission unit 352 and the E1 transceiver are confirmed. 142.
  • the transmission module 103, the E1 transceiver 141, and the HDLC unit 131 and the connection between them are correct; if they are different, the transparent transmission unit 352, the E1 transceiver 142, the transmission module 103, the E1 transceiver 141, and the HDLC are confirmed. One or more of the units 131 or a connection between them is erroneous.
  • the BSC-side HDLC unit is implemented by the BSC-side CPU direct processing device, it should be noted that the implementation manner of the BSC-side HDLC unit is not limited thereto, but should include a more diverse implementation manner.
  • the BSC side HDLC unit can be implemented by a CPU external processing device capable of generating an arbitrary frame, such as an integrated circuit having this function.
  • Embodiment 3 On the BTS side of the present embodiment, the HDLC unit implemented by the direct processing device of the current CPU and capable of generating an arbitrary frame is substituted for the HDLC unit in the prior art; On the BSC side, the HDLC unit implemented in the direct processing device of the CPU is used to replace the HDLC unit in the prior art.
  • the BTS-BSC interface 400 of the third embodiment of the present invention includes: a BTS side interface module 201 including an E1 transceiver 141 and an HDLC unit 261; The BSC side interface module 302 of the transceiver 142 and the HDLC unit 362; and the transmission module 103 for communication between the BTS side interface module 201 and the BSC side interface module 302.
  • the E1 transceiver 141 of the BTS side interface module 201 is implemented by a BTS side CPU external device, and the HDLC unit 261 is implemented by a BTS side CPU direct processing device.
  • the BTS side interface module 201 may further include a transparent transmission unit 251 implemented by the CPU external device for transparently transmitting data. It may also be said that the transparent transmission unit 251 can be implemented as an HDLC unit 261 implemented by the CPU direct processing device and externally by the CPU.
  • the device implements a transmission channel between the E1 transceivers 141, which can function to communicate with the CPU and external devices.
  • the HDLC unit 261 is configured to receive data from an upper layer of the BTS side interface module 201.
  • the data occupies an address field, a control field, and an information field in an HDLC frame, and the HDLC unit 261 encapsulates the data into an HDLC frame and performs pulse modulation coding.
  • the obtained PCM code is transmitted to the transparent transmission unit 251.
  • the HDLC unit 261 is further configured to receive the PCM code from the transparent transmission unit 251, and extract the address domain, the control domain, and the information domain data from the decoded HDLC frame and send the data to the BTS side interface.
  • the upper layer of the module 201; the HDLC unit further has a flexible test function, and can generate an arbitrary frame in addition to performing detection, counting whether the received HDLC frame has a CRC error, whether it is a frame loss or not.
  • the transparent transmission unit 251 is configured to receive the PCM code from the HDLC unit 261 and send it to the E1 transceiver 141.
  • the transparent transmission unit 251 is further configured to receive the PCM code from the E1 transceiver 141 and send it to the HDLC unit 261 for transmission and reception in the HDLC unit 261.
  • the transparent transmission module 251 receives data from the E1 transceiver, only The data on a portion of the time slot occupied by the HDLC unit 261 is extracted.
  • the E1 transceiver 141 is configured to receive the PCM code from the transparent transmission unit 251, encode it into the HDB3 code, and send it to the E1 transceiver 142 through the transmission module 103.
  • the E1 transceiver 141 is further configured to receive the transmission from the E1 through the transmission module 103.
  • the HDB3 code of the transceiver 142 is decoded into a PCM code and transmitted to the transparent transmission unit 251.
  • the E1 transceiver 142 of the BSC side interface module 302 is implemented by the BSC side CPU external device, and the HDLC unit 362 is implemented by the BSC side CPU direct processing device.
  • the BSC-side interface module 302 may further include a transparent transmission unit 352 implemented by the CPU external device for transparently transmitting data, in the case that the data sent and received by the HDLC unit 362 is only occupied by the E1 transceiver 142.
  • the transparent transmission unit 352 can exist as a transmission channel between the HDLC unit 362 implemented by the CPU direct processing device and the E1 transceiver 142 implemented by the CPU external device, and can function to communicate with the CPU and the external device.
  • the HDLC unit 362 is configured to receive data from the upper layer of the BSC side interface module 302.
  • the data occupies an address field, a control field, and an information field in the HDLC frame, and the HDLC unit 362 encapsulates the data into an HDLC frame and performs pulse modulation coding.
  • the obtained PCM code is transmitted to the transparent transmission unit 352.
  • the HDLC unit 362 is further configured to receive the PCM code from the transparent transmission unit 352, and extract the address domain, the control domain, and the information domain data from the decoded HDLC frame and send the data to the BSC side interface.
  • the upper layer of the module 302; the HDLC unit further has a flexible test function, and can generate an arbitrary frame in addition to performing detection, counting whether the received HDLC frame has a CRC error, whether it is a frame loss or not.
  • the transparent transmission unit 352 is configured to receive the PCM code from the HDLC unit 362 and transmit it to the E1 transceiver 142; the transparent transmission unit 352 is further configured to receive the PCM code from the E1 transceiver 142 and send it to the HDLC unit 362, in the HDLC unit 362.
  • the transmitted and received data only occupies part of the time slot of the E1 transceiver 142, when the transparent transmission module 251 receives data from the E1 transceiver, only the data on the partial time slots occupied by the HDLC unit 362 is extracted.
  • the El transceiver 142 is configured to receive the PCM code from the transparent transmission unit 352, encode it into the HDB3 code, and send it to the E1 transceiver 141 through the transmission module 103.
  • the E1 transceiver 142 is further configured to receive the transmission from the E1 through the transmission module 103.
  • the HDB3 code of the transceiver 141 is decoded into a PCM code and transmitted to the transparent transmission unit 352.
  • the BTS side interface module 201 and the BSC side interface module 302 are identical to each other.
  • the BSC interface 400 performs detection.
  • the following is an example in which the BTS side is used as the sender, and the case where the BSC side is the sender is similar.
  • the detection of the BTS-BSC interface of the present embodiment by using the HDLC frame includes the CRC error detection and the frame loss error detection.
  • the following is the specific process of the two detections.
  • the BTS side interface module 201 includes the transparent transmission module 251 and the BSC side interface module.
  • 302 includes the case of the transparent transmission module 352 as an example.
  • the CRC error detection of the BTS-BSC interface of this embodiment by using the HDLC frame includes steps 51-54:
  • the HDLC unit 261 on the BTS side receives the data from the upper layer of the interface module 201 of the present side and encapsulates it into the HDLC test frame E, and sequentially passes through the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142, and the transparent transmission module. 352 transmits it to the HDLC unit 362;
  • the HDLC unit 362 on the BSC side detects whether the received HDLC test frame E is an HDLC test frame E′ with a CRC error. If yes, step 53 and subsequent steps are performed. Otherwise, the interface is confirmed to be correct, and the process ends.
  • the HDLC unit 362 saves the CRC error HDLC test frame ⁇ ', and the BTS side HDLC unit 261 acquires and generates the same HDLC check frame ⁇ ' as the HDLC test frame E', and sequentially passes through the transparent transmission unit 251 and the E1 transceiver. 141, the transmission module 103, the E1 transceiver 142 and the transparent transmission unit 352 transfer it to the HDLC unit 362;
  • the BSC side HDLC unit 362 compares the received HDLC check frame E" with its guarantee Whether the stored HDLC test frames E' are the same, if the two are the same, the BTS side HDLC unit 261 is confirmed to be erroneous, and the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142, the transparent transmission unit 352, and the HDLC are confirmed.
  • the unit 362 and the connection between them are correct; if the two are different, one or more of the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142, the transparent transmission unit 352, and the HDLC unit 362 are confirmed. Or the connection between them is wrong.
  • Performing frame loss error detection on the BTS-BSC interface of this embodiment by using the HDLC frame includes steps 61-64:
  • the HDLC unit 261 on the BTS side receives the data from the upper layer of the local interface module 201 and encapsulates it into an HDLC test frame F, and sequentially passes through the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, the E1 transceiver 142, and the transparent transmission unit. 352 transmits it to the HDLC unit 362;
  • the HDLC unit 362 on the BSC side detects whether the received HDLC test frame F is an HDLC test frame F with a frame loss error. If yes, step 63 and subsequent steps are performed. Otherwise, the interface is confirmed to be correct, and the process ends.
  • the HDLC unit 362 saves the HDLC test frame F with the frame loss error, and the HDLC unit 261 of the BTS side acquires and generates the same HDLC check frame F as the HDLC test frame F′, and sequentially passes through the transparent transmission unit 251 and the E1 transceiver. 141, the transmission module 103, the E1 transceiver 142 and the transparent transmission unit 352 transfer it to the HDLC unit 362;
  • the HDLC unit 362 on the BSC side compares whether the received HDLC face detection frame F" is the same as the HDLC test frame F stored therein. If the two are the same, the BTS side HDLC unit 261 is confirmed to be erroneous, and the transparent transmission unit 251 and E1 are confirmed to transmit and receive. 141, the transmission module 103, the E1 transceiver 142, the transparent transmission unit 352, and the HDLC unit 362 and the connection between them are correct; if the two are different, the transparent transmission unit 251, the E1 transceiver 141, the transmission module 103, One or more of the E1 transceiver 142 and the HDLC unit 132 or a connection between them is erroneous.
  • the BTS side HDLC unit and the BSC side HDLC unit are respectively implemented by their side CPU direct processing devices, it should be noted that the implementation manners of the BTS side HDLC unit and the BSC side HDLC unit are not limited thereto, but A more diverse implementation should be included, such as the BTS side HDLC unit and the BSC side HDLC unit can be implemented by a CPU external processing device capable of generating an arbitrary frame, such as an integrated circuit having this function.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

La présente invention concerne une interface station de base (BTS) - contrôleur de station de base (BSC) qui comprend: - un module d'interface côté BTS, comprenant une unité de commande de liaison de données de haut niveau côté BTS (HDLC) reliée à un transmetteur-récepteur (E1) côté BTS, l'unité HDLC côté BTS étant utilisée pour encapsuler et désencapsuler les données de trame HDLC, le transmetteur-récepteur (E1) côté BTS étant utilisé pour transmettre et recevoir les données de trame HDLC, - un module d'interface côté BSC, comprenant une unité HDLC côté BSC reliée à un transmetteur-récepteur (E1) côté BSC, l'unité HDLC côté BSC étant utilisée pour encapsuler et désencapsuler les données de trame HDLC, le transmetteur-récepteur (E1) côté BSC étant utilisé pour transmettre et recevoir les données de trame HDLC, - un module de transmission relié entre le transmetteur-récepteur (E1) côté BTS et le transmetteur-récepteur (E1) côté BSC, utilisé pour transmettre les données de trame HDLC entre le côté BTS et le côté BSC, où l'une des unités HTLC côté BTS et l'unité HDLC côté BSC pourraient générer n'importe quelle trame. L'invention concerne aussi un procédé pour détecter l'interface BTS-BSC. L'interface BTS-BSC fournie par l'invention possède de meilleures caractéristiques de test.
PCT/CN2006/002263 2005-09-29 2006-09-01 Interface bts-bsc et procede pour detecter l'interface WO2007036128A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200510108060.6 2005-09-29
CNB2005101080606A CN100539492C (zh) 2005-09-29 2005-09-29 一种基站-基站控制器接口及检测该接口的方法

Publications (1)

Publication Number Publication Date
WO2007036128A1 true WO2007036128A1 (fr) 2007-04-05

Family

ID=37133975

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2006/002263 WO2007036128A1 (fr) 2005-09-29 2006-09-01 Interface bts-bsc et procede pour detecter l'interface

Country Status (2)

Country Link
CN (1) CN100539492C (fr)
WO (1) WO2007036128A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112532618A (zh) * 2020-11-26 2021-03-19 国网山西省电力公司电力科学研究院 用于稳控测试系统联调测试的非透明协议转换方法及装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101257444B (zh) * 2008-03-25 2010-10-27 华为技术有限公司 一种分组数据传输的方法、装置和系统
CN101309263B (zh) * 2008-06-02 2011-03-30 华为技术有限公司 数据传输的方法、装置和系统
CN107872358B (zh) * 2016-09-23 2020-12-11 北京遥感设备研究所 一种针对hdlc协议的自动化仿真测试方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010057299A (ko) * 1999-12-21 2001-07-04 박종섭 비동기 전송 모드시스템의 기지국과 기지국 제어국간서브채널 제어장치 및 방법
KR100337639B1 (ko) * 1999-08-16 2002-05-23 오길록 차세대 이동통신망 제어국의 비동기 전송모드 정합모듈의 구조
KR20030085394A (ko) * 2002-04-30 2003-11-05 주식회사 현대시스콤 이동통신 인빌딩 시스템에서 제어국 및 기지국 인터페이스장치
CN1545288A (zh) * 2003-11-22 2004-11-10 中兴通讯股份有限公司 一种基站内外部链路标识的映射和处理方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100337639B1 (ko) * 1999-08-16 2002-05-23 오길록 차세대 이동통신망 제어국의 비동기 전송모드 정합모듈의 구조
KR20010057299A (ko) * 1999-12-21 2001-07-04 박종섭 비동기 전송 모드시스템의 기지국과 기지국 제어국간서브채널 제어장치 및 방법
KR20030085394A (ko) * 2002-04-30 2003-11-05 주식회사 현대시스콤 이동통신 인빌딩 시스템에서 제어국 및 기지국 인터페이스장치
CN1545288A (zh) * 2003-11-22 2004-11-10 中兴通讯股份有限公司 一种基站内外部链路标识的映射和处理方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112532618A (zh) * 2020-11-26 2021-03-19 国网山西省电力公司电力科学研究院 用于稳控测试系统联调测试的非透明协议转换方法及装置
CN112532618B (zh) * 2020-11-26 2023-02-28 国网山西省电力公司电力科学研究院 用于稳控测试系统联调测试的非透明协议转换方法及装置

Also Published As

Publication number Publication date
CN1852510A (zh) 2006-10-25
CN100539492C (zh) 2009-09-09

Similar Documents

Publication Publication Date Title
JP2707529B2 (ja) データ通信システム
KR940002195B1 (ko) 데이타 송수신 시스템
JP4235636B2 (ja) 無線通信システムにおけるｓｄｕ廃棄方法
BRPI0708491A2 (pt) método e aparelho para detecção de erro em um bloco de dados
EP0158645B1 (fr) Procede et circuits de communication de donnees
US10311005B2 (en) Message translator
CN113412604B (zh) 串行总线系统的用户站和在串行总线系统中通信的方法
EP4459474A1 (fr) Procédé et appareil de transmission de données, ainsi que dispositif et support
WO2007036128A1 (fr) Interface bts-bsc et procede pour detecter l'interface
US7653844B2 (en) Communication apparatus and communication system
US9178692B1 (en) Serial link training method and apparatus with deterministic latency
JPH01105644A (ja) データ伝送制御方法およびデータ通信装置
BRPI0616482B1 (pt) Método para configurar a conexão entre primeira e segunda entidades homólogas em uma rede de telecomunicações sem fio, rede de telecomunicações sem fio, e, terminal móvel
US9710420B2 (en) System and method for improving the efficiency of a serial interface protocol
CN108347292A (zh) 一种物理编码子层的数据编解码方法和装置
CA2035637A1 (fr) Methode et dispositif de generation de sequences de controle de trame de 48 bits
KR101572810B1 (ko) 비동기 통신과 에이치.디.엘.씨(hdlc) 동기통신 변환장치의 제어방법
US7334040B2 (en) Method of transmission between two processors of a radio communication unit
JPH10242946A (ja) データフレーム伝送方法
KR100299540B1 (ko) 맨체스터코드를이용한데이터전송방법및그장치
CN100505761C (zh) 初始化通信链路的系统和方法
JP5532030B2 (ja) データ通信方法及びデータ通信装置
WO2012081000A1 (fr) Procédé et système pour la signalisation par manipulation de bits dans des protocoles de communication
JPS6331330A (ja) 転送誤り検出方式
CN114374475A (zh) 传输数据的方法和转发设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06775580

Country of ref document: EP

Kind code of ref document: A1