WO2006042731A1 - Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen - Google Patents
Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen Download PDFInfo
- Publication number
- WO2006042731A1 WO2006042731A1 PCT/EP2005/011153 EP2005011153W WO2006042731A1 WO 2006042731 A1 WO2006042731 A1 WO 2006042731A1 EP 2005011153 W EP2005011153 W EP 2005011153W WO 2006042731 A1 WO2006042731 A1 WO 2006042731A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- digital
- adjustable
- analog
- delay
- signals
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
Definitions
- the invention relates to an arrangement for the synchronous output of analog signals generated in two or more digital / analog (D / A) converters according to the preamble of the main claim.
- the uncertain phase position of the analog signals to the marker signal is critical. It is therefore an object of the invention to provide an arrangement and a method which allows an exact synchronization of the analog signals generated in two or more digital / analog converters.
- the adjustable digital time delay means an exact synchronization of the output via the D / A converter analog signals.
- the adjustable digital delay device In the simplest case with only two D / A converters, as is the case, for example, when generating analog I and Q signals from a given I / Q digital signal stream, it is sufficient to use only one D / A converter to assign an adjustable digital delay device. Conveniently, however, each D / A converter corresponding adjustable digital delay means are assigned, especially if a synchronization of the analog signals with an additional marker signal is required.
- the tunable digital delay device before the D / A converters preferably each consists of a delay circuit whose delay is adjustable to whole clock periods, as well as an arranged in cascade interpolation filter whose delay is adjustable to fractions of clock periods.
- delay circuits are known for example as so-called delay pipeline or as a filter and common components of electronics.
- a delay circuit is used whose delay can only be set to integer clock periods.
- the adjustable filter with which too Fractions of the clock are adjustable for example, are sold by the company Logic Devices under the trade designation LT 4420 or LF 3320, also the adjustable delay pipelines are commercially available.
- the arrangement according to the invention is particularly advantageous for the synchronization of two D / A converters, as used in the generation of I / Q analog signals, it is also advantageous in other applications in which the analog output signals of three or more D / A converters are to be synchronized.
- Fig. 1 shows the block diagram of an inventive arrangement for synchronization of two D / A converters without Markersigna1;
- Fig. 2 shows the same arrangement for the synchronization of two analog signals with an additional marker signal.
- the two digital data signals I and Q are fed from a data source 1 to the D / A converters 4 and 5 at a clock rate f via fifo memories 2 and 3, respectively.
- the Fifo memory 2 and 3 are usually already integrated in the D / A converter.
- the digital / analog converters 4 and 5 work with a particularly pure system clock f2.
- an adjustable digital delay device 6 or 7 is arranged in front of each of the FIFO memories 2 and 3, whose delay times t1 and t2 are adjustable via a microprocessor 8 as a function of a correlator 9.
- Each of the two digital delay devices 6 and 7 preferably each consists of a delay circuit 10 whose delay time can be set in each case to full clock periods, for example a so-called delay Pipeline, as well as arranged in cascade interpolation filter 11, the delay time is adjustable to fractions of a clock period.
- the analog output signals I a and Q a of the two D / A converters 4 and 5 are subjected in the correlator 9 of a cross-correlation.
- the correlator 9 of a cross-correlation By relative displacement of the two analog signals to each other and measuring the correlation function results in a correlation characteristic whose maximum determines the delay times tl and t2 of the two digital delay devices 6 and 7.
- This mathematical cross-correlation of two functions and determination of the maximum of the correlation characteristic takes place in a known manner in the correlator 9, the result of the maximum determination is implemented in the computer 8 for setting the delay times t1 and t2.
- the arrangement at the input is preferably supplied with a corresponding digital synchronization pattern which delivers a particularly favorable output signal for the correlation, for example a so-called Gaussian pulse.
- Fig. 2 shows an arrangement in which, in addition to the digital signals I and Q from the data source 1, a marker signal M generated together with the digital signals is directly output to the output.
- the remaining components of the arrangement correspond to those of FIG. 1 and are therefore designated by the same reference numerals.
- the marker signal M is also delayed in time via an adjustable digital delay device 12 and fed to two correlators 13 and 14, which in turn causes via a computer 8, the setting of the three delay times tl, t2, t3 in this case.
- the output signal I a is correlated with the marker signal M and in the correlator 14 the marker signal M with the output signal Q a .
- that serves Marker signal as a reference signal to which the two output signals I a and Q 3 are synchronized.
- Synchronization pattern given to the marker channel for example, the data sequence 00011000 and the signal paths a digital signal, which generates a Gauss' see pulse at the output of the D / A ⁇ converter.
- the delay time t3 of the digital delay device 12 is then varied in whole clock periods, and the correlation function between marker signal and analog output signals is simultaneously measured via the correlators 13 and 14.
- the optimal delay time t1 or t2 is determined in the correlators 13 and 14, respectively.
- the actual transit time of the analog signals is at the location of the maximum.
- the computer 8 sets the time value t1 or t2 in the digital delay devices.
- the output of the analog signals I a and Q a is then exactly synchronous with each other and the marker signal.
- the correlator may not be located directly behind the D / A converters, but it may also be any signal transmission path between the output part and the correlator. In this way, any unknown signal transmission times can be matched to one another.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05798050A EP1805958B1 (de) | 2004-10-18 | 2005-10-17 | Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen |
DE502005002323T DE502005002323D1 (de) | 2004-10-18 | 2005-10-17 | Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen |
US11/664,947 US7482960B2 (en) | 2004-10-18 | 2005-10-17 | Arrangement for the synchronous output of analog signals generated in two or more digital-to-analog converters |
JP2007536114A JP4523647B2 (ja) | 2004-10-18 | 2005-10-17 | 少なくとも2つのデジタル−アナログ変換器で生成されるアナログ信号の同期出力のための配置 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004050648A DE102004050648A1 (de) | 2004-10-18 | 2004-10-18 | Anordnung zur synchronen Ausgabe von in zwei oder mehr Digitale/Analog-Wandlern erzeugten Analogsignalen |
DE102004050648.5 | 2004-10-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006042731A1 true WO2006042731A1 (de) | 2006-04-27 |
Family
ID=35502638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/011153 WO2006042731A1 (de) | 2004-10-18 | 2005-10-17 | Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen |
Country Status (5)
Country | Link |
---|---|
US (1) | US7482960B2 (de) |
EP (1) | EP1805958B1 (de) |
JP (1) | JP4523647B2 (de) |
DE (2) | DE102004050648A1 (de) |
WO (1) | WO2006042731A1 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8493258B1 (en) * | 2012-02-23 | 2013-07-23 | Telefonaktiebolaget L M Ericsson (Publ) | Digital-to-analog converter image suppression with hilbert transform |
FR3043477B1 (fr) * | 2015-11-10 | 2017-11-24 | E2V Semiconductors | Procede de synchronisation de convertisseurs de donnees par un signal transmis de proche en proche |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1762655A1 (de) * | 1967-10-02 | 1970-07-02 | North American Rockwell | Anordnung zur starren Kopplung der Traegerphase unter Benutzung der Korrelation |
US5930299A (en) * | 1996-08-08 | 1999-07-27 | Motorola, Inc. | Digital modulator with compensation and method therefor |
US20030112894A1 (en) * | 2001-12-13 | 2003-06-19 | Dae-Hun Lee | Modulator of phase shift keying (PSK) type |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400719A (en) * | 1981-09-08 | 1983-08-23 | Rca Corporation | Television display system with reduced line-scan artifacts |
US5055939A (en) * | 1987-12-15 | 1991-10-08 | Karamon John J | Method system & apparatus for synchronizing an auxiliary sound source containing multiple language channels with motion picture film video tape or other picture source containing a sound track |
JPH08340279A (ja) * | 1995-04-13 | 1996-12-24 | Sanyo Electric Co Ltd | スペクトル拡散通信方法及びその装置 |
US5677737A (en) * | 1995-12-27 | 1997-10-14 | Rca Thomson Licensing Corporation | Video compression for wide screen television |
US6907070B2 (en) * | 2000-12-15 | 2005-06-14 | Microsoft Corporation | Drifting reduction and macroblock-based control in progressive fine granularity scalable video coding |
US20020150185A1 (en) * | 2001-03-29 | 2002-10-17 | Joseph Meehan | Diversity combiner for reception of digital television signals |
US7123890B2 (en) * | 2003-03-11 | 2006-10-17 | Andrew Corporation | Signal sample acquisition techniques |
-
2004
- 2004-10-18 DE DE102004050648A patent/DE102004050648A1/de not_active Withdrawn
-
2005
- 2005-10-17 DE DE502005002323T patent/DE502005002323D1/de active Active
- 2005-10-17 EP EP05798050A patent/EP1805958B1/de active Active
- 2005-10-17 JP JP2007536114A patent/JP4523647B2/ja active Active
- 2005-10-17 WO PCT/EP2005/011153 patent/WO2006042731A1/de active IP Right Grant
- 2005-10-17 US US11/664,947 patent/US7482960B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1762655A1 (de) * | 1967-10-02 | 1970-07-02 | North American Rockwell | Anordnung zur starren Kopplung der Traegerphase unter Benutzung der Korrelation |
US5930299A (en) * | 1996-08-08 | 1999-07-27 | Motorola, Inc. | Digital modulator with compensation and method therefor |
US20030112894A1 (en) * | 2001-12-13 | 2003-06-19 | Dae-Hun Lee | Modulator of phase shift keying (PSK) type |
Also Published As
Publication number | Publication date |
---|---|
US20080094265A1 (en) | 2008-04-24 |
EP1805958B1 (de) | 2007-12-19 |
DE102004050648A1 (de) | 2006-04-20 |
JP4523647B2 (ja) | 2010-08-11 |
US7482960B2 (en) | 2009-01-27 |
JP2008517502A (ja) | 2008-05-22 |
EP1805958A1 (de) | 2007-07-11 |
DE502005002323D1 (de) | 2008-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69115170T2 (de) | Frequenzteiler und Impulsformer. | |
DE60211822T2 (de) | Verfahren und Vorrichtung zur Synchronisierung eines mehrstufigen Multiplexers | |
DE10130122B4 (de) | Verzögerungsregelkreis | |
DE102017201141A1 (de) | Radarsystem für Kraftfahrzeuge | |
DE19930167C2 (de) | Integrierte Schaltung mit einem Phasenregelkreis | |
DE68915732T2 (de) | Verfahren und Anordnung zur automatischen Phasenregelung in einer Phasenregelschleife. | |
EP0012839A1 (de) | Verfahren zur Angleichung der unterschiedlichen Signalverzögerungszeiten von Halbleiterchips durch Verändern einer Betriebsspannung und Vorrichtung zur Durchführung des Verfahrens | |
DE69821461T2 (de) | Logische Schaltung mit eigener Takterzeugung und zugehöriges Verfahren | |
DE4304702A1 (en) | High speed serial to parallel converter for data transmission - has input data stream fed to pair of parallel multi stage registers with outputs generated via selector controlled by compressor | |
EP1805958B1 (de) | Anordnung zur synchronen ausgabe von in zwei oder mehr digitale/analog-wandlern erzeugten analogsignalen | |
EP1525662B1 (de) | Digital gesteuerter oszillator | |
DE10149584B4 (de) | Verzögerungsregelkreis | |
DE10313026B4 (de) | Vorrichtung mit Phasenregelkreis und Phasenverzögerung sowie Verfahren zum Erzeugen eines Taktsignals | |
DE102004001030B4 (de) | Verschachtelte Hochauflösungsverzögerungskette | |
DE60319664T2 (de) | Verfahren und Anordung zur Verminderung einer Taktverschiebung zwischen zwei Signalen | |
DE1537239A1 (de) | Synchronisation von Fernsehsignalen | |
DE19849909A1 (de) | Schaltungsanordnung zum Verarbeiten binärer Signale | |
DE102019123348A1 (de) | Automatisierungssystem, Funkvorrichtung und Verfahren zum drahtlosen Einbinden eines Funkteilnehmers an ein Automatisierungssystem | |
DE1925917B2 (de) | Binaere impulsfrequenz-multiplizierschaltung | |
DE3435032C2 (de) | ||
DE3142167A1 (de) | "teilerschaltung mit einstellbarem teilerverhaeltnis" | |
DE102006055868B4 (de) | Integrierter Impuls-Generator mit abstimmbarer Impulsbreite | |
EP0725484A1 (de) | Verfahren und Anordnung zum Ermitteln der Phasendifferenz zwischen Taktsignalen in einer Kommunikationseinrichtung | |
DE10345163B4 (de) | Verfahren und Vorrichtung zur Frequenzteilung und zum Demultiplexen | |
DE10231651B4 (de) | Verfahren zum Steuern mehrerer Interruptquellen und zur Durchführung des Verfahrens eingerichtete Schaltungsanordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005798050 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007536114 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11664947 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2005798050 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 2005798050 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 11664947 Country of ref document: US |