WO2005096498A1 - 可変遅延回路 - Google Patents
可変遅延回路 Download PDFInfo
- Publication number
- WO2005096498A1 WO2005096498A1 PCT/JP2005/005832 JP2005005832W WO2005096498A1 WO 2005096498 A1 WO2005096498 A1 WO 2005096498A1 JP 2005005832 W JP2005005832 W JP 2005005832W WO 2005096498 A1 WO2005096498 A1 WO 2005096498A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- circuit
- input
- variable delay
- wiring
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/14—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of delay lines
Definitions
- the present invention relates to a variable delay circuit that variably sets a pulse delay amount in a pulse generator or the like of a semiconductor test device.
- variable delay circuit that connects output terminals of two exclusive OR gates via a capacitor and delays a pulse input to one of the exclusive OR gates (for example, See Patent Document 1.)
- a pulse signal is input to one exclusive OR gate, and a pulse signal in phase or opposite phase to this pulse signal is input to the other exclusive OR gate. Is entered.
- These two exclusive OR gates are connected via a capacitor. When the pulse signals output from the two exclusive OR gates are in phase, the delay is small, and when the pulse signals are out of phase, the delay is small. Increase.
- Patent Document 1 Japanese Patent No. 3183471 (Pages 3-9, Figure 15)
- the delay amount of the input / output pulse is reduced by using the charge / discharge characteristics of a capacitor connected to the output terminal of one exclusive OR gate.
- the delay amount per stage could not be increased too much.
- the amount of delay per stage can be set to a certain extent by increasing the capacitance of the capacitor.However, if a capacitor with an extremely large capacitance is used, the charging and discharging time becomes longer. When the pulse shape is greatly distorted and a high-frequency pulse is input, the pulse will reach the falling position before the voltage level rises sufficiently. There is a limit.
- the present invention has been made in view of such a point, and an object of the present invention is to provide a variable delay circuit which increases the amount of delay per stage and easily changes the amount of delay. is there. Means for solving the problem
- a variable delay circuit is provided on a first signal line through which a pulse signal to be delayed is transmitted, and on an input side of the first signal line.
- a delay setting pulse generation circuit for selectively inputting the delay setting pulse signal synchronized with the timing of inputting the pulse signal to the second signal wiring.
- the second signal wiring is arranged close to the first signal wiring for transmitting the pulse signal, and the signal input to the second signal wiring is synchronized with the timing at which the voltage level of the pulse signal changes.
- the above-described delay setting pulse signal has the same rising timing as the pulse signal input to the first signal wiring. This makes it possible to easily delay the timing of the rising force S of the pulse signal.
- the above-mentioned delay setting pulse signal has the same fall timing as the pulse signal input to the first signal wiring. This makes it possible to easily delay the timing of the falling force S of the pulse signal.
- the delay setting pulse generation circuit described above sets the voltage level of the second signal wiring to a fixed potential when the delay setting pulse signal is not output. This can increase the types of delay amounts that can be set using the same second signal wiring.
- the two second signal wirings described above are arranged at target positions with the first signal wiring interposed therebetween, and the delay setting pulse generation circuit is configured to control each of the two second signal wirings. It is desirable to be provided corresponding to This makes it easy to change the delay amount evenly and stepwise, and the force is reduced by arranging two second signal lines on both sides of the first signal line. Therefore, it is possible to increase the amount of delay by increasing the degree of interference caused by the interference.
- the above-mentioned three or more second signal wirings are arranged in the vicinity of the first signal wiring, and the delay setting pulse generation circuit is configured to perform the processing for each of the three or more second signal wirings. It is desirable to be provided corresponding to Alternatively, it is desirable that the above-mentioned one second signal wiring has a different wiring length from the other second signal wiring. This makes it possible to set more types of delay amounts.
- the first signal wiring and the second signal wiring described above are surrounded by a grounded ground layer. Accordingly, it is possible to prevent a signal from sneaking between the first and second signal wirings and other wirings.
- the above-described delay setting pulse generation circuit has an exclusive OR circuit that generates a delay setting pulse signal having the same phase or the opposite phase with respect to the pulse signal input to the input buffer. This makes it possible to easily generate a delay setting pulse signal having the same phase and the opposite phase as the pulse signal input to the first signal wiring.
- the above-described delay setting pulse generation circuit has a selection circuit for setting whether or not to input a delay setting pulse signal to the second signal line. This makes it easy to set the voltage level of the second signal wiring to a fixed potential.
- the apparatus further includes a variable capacitance element connected to the output terminal of the above-described delay setting pulse generation circuit. This makes it possible to change the rise or fall speed of the delay setting pulse signal to change the degree of interference between the second signal wiring and the first signal wiring, and to adjust the amount of delay. become.
- this input buffer outputs a pulse signal whose amplitude is smaller than that of the input pulse signal.
- this input buffer has the first CM An OS inverter circuit is used, and a second inverter circuit to which an input / output terminal is connected is connected to an output terminal of the first CMOS inverter circuit. Accordingly, noise generated at the rising and falling timings of the pulse signal input to the first signal wiring can be reduced, and the rising and falling can be made faster.
- the above-mentioned input buffer uses a CMOS inverter circuit in the last stage, and can selectively set an on / off state on each of the positive power supply line side and the negative power supply line side of the CMOS inverter circuit. It is desirable that multiple FETs are connected. This makes it possible to adjust the delay amount by varying the resistance (on-resistance) of the input canoffer constituted by the CMOS inverter circuit during operation.
- variable delay circuits are cascaded in a plurality of stages. As a result, a large variable amount of delay can be set.
- the first and second signal wires provided in each of the plurality of cascaded variable delay circuits have different wire lengths.
- the settable delay amount can be increased and the gradation (resolution) of the delay amount can be set finely.
- the wiring lengths corresponding to each of the above-described plurality of variable delay circuits be different from each other by twice. This makes it possible to arbitrarily switch the delay amount that is an integral multiple of the reference delay amount.
- FIG. 1 is an explanatory diagram of a basic principle of a variable delay circuit according to the present invention.
- FIG. 2 is a diagram showing an equivalent circuit of two signal wirings P1 and P2 arranged close to each other.
- FIG. 3 A waveform diagram showing a relationship between a pulse signal input from the input buffer to the signal wiring P1, a signal input to the signal wiring P2 from the delay setting pulse generation circuit, and a delay amount determined by a combination of these. It is.
- FIG. 4 is a diagram illustrating a configuration of a variable delay circuit according to the first embodiment.
- FIG. 5 is a diagram showing a relationship between a combination of control signals S1 to S4 and a delay amount.
- FIG. 6 is a diagram showing a modification of the variable delay circuit shown in FIG. 4.
- FIG. 7 is a diagram illustrating a configuration of a variable delay circuit according to a second embodiment.
- FIG. 8 is a diagram showing a relationship between a combination of control signals S 1 and S 2 and a delay amount.
- FIG. 9 is a diagram showing a specific example of an arrangement of three signal wirings Pl, P2, and P3.
- FIG. 10 is a diagram showing a specific example of three signal wirings Pl, P2, P3 and their peripheral structures.
- FIG. 12 is a diagram showing a layout of signal lines Pl, P21, ⁇ , P2N, P31, ⁇ , P3N.
- FIG. 13 is a diagram illustrating a configuration of a variable delay circuit according to a fourth embodiment.
- FIG. 14 is a diagram illustrating a configuration of a variable delay circuit according to a fifth embodiment.
- FIG. 15 is a diagram illustrating a configuration of a variable delay circuit according to a sixth embodiment.
- 16 is a diagram showing a configuration example of an input buffer included in the variable delay circuit shown in FIG.
- FIG. 17 is a circuit diagram showing a detailed configuration of an inverter circuit.
- FIG. 18 is an equivalent circuit diagram of the input buffer shown in FIG.
- FIG. 19 is a circuit diagram showing a configuration of an input buffer included in a variable delay circuit according to a seventh embodiment.
- FIG. 20 is a diagram illustrating a configuration of a variable delay circuit according to an eighth embodiment.
- FIG. 22 is a diagram showing operation timings of the variable delay circuit shown in FIG. 21.
- FIG. 23 is a diagram showing a relationship between a combination of control signals S 1 and S 2 and a delay amount.
- FIG. 1 is an explanatory diagram of the basic principle of the variable delay circuit according to the present invention.
- the variable delay circuit according to the present invention includes an input buffer 10 connected to an input terminal IN, a delay setting pulse generation circuit 20 connected to a control terminal S, and one output terminal of the input buffer 10. One end is connected to the signal wiring P1 to which the end is connected, the output terminal of the delay setting pulse generation circuit 20, and the signal wiring P2 arranged close to the signal wiring P1, and the other end of the signal wiring P1 is connected. And an output buffer 40 connected to the other end of the signal wiring P2 and terminating the other end of the signal wiring P2.
- Each of the input buffer 10 and the output buffers 30 and 40 is composed of, for example, a CMOS inverter circuit.
- the output buffer 40 is a termination circuit for passing a signal to the signal wiring P2 in the same manner as the signal wiring P1, and therefore, it is not necessary to configure the output buffer 40 using a CMOS inverter circuit as in the case of the output buffer 30. You may make it comprise using other circuits, such as a round AND circuit.
- FIG. 2 is a diagram showing an equivalent circuit of two signal wirings Pl and P2 arranged close to each other.
- the inductance component L in addition to the resistance component R cannot be ignored.
- a transconductance component G and a capacitance component C appear between these two signal lines Pl and P2.
- the two signal lines Pl and P2 form a distributed constant circuit having the resistance component R, the inductance component L, the mutual conductance component G, and the capacitance component C.
- FIG. 3 shows a pulse signal input from the input buffer 10 connected to the input terminal IN to the signal wiring P1 and a pulse signal input from the delay setting pulse generation circuit 20 connected to the control terminal S to the signal wiring P2.
- FIG. 9 is a waveform diagram showing a relationship between a signal (delay setting pulse signal) and a delay amount determined by a combination of these signals.
- FIG. 3A when a signal of a fixed potential of L (low) level or H (high) level is input to the signal wiring P2 from the delay setting pulse generation circuit 20, the signal wiring P2 Since the voltage level is fixed to the L level or the H level, charging and discharging of the capacitance component C of the distributed constant circuit shown in FIG.
- the input pulse signal is transmitted via the signal wiring P1, and the pulse signal is transmitted to the signal wiring P2 disposed close to the signal wiring P1.
- In-phase or out-of-phase pulse signals are input, and the voltage level of this signal wiring P2 is set to a fixed potential.
- Three types of pulse signals are input (as shown in Fig. 3, the most delayed Delay time T and T + T
- the delay time is determined by the time constant determined by the resistance component R, inductance component L, transconductance component G, and capacitance component C included in this distributed constant circuit. It is possible to set a larger delay amount per stage (multiple sets of the configuration shown in Fig. 1 and cascading them) compared to the case where the same function is realized using It becomes possible. Also, the amount of delay is determined by the shape and proximity of the two signal wires Pl and P2, etc. By changing any of these, the setting of the delay amount can be easily changed, and the change of the delay amount becomes easy.
- FIG. 4 is a diagram illustrating a configuration of the variable delay circuit according to the first embodiment.
- the variable delay circuit according to the present embodiment includes three signal wirings Pl, P2, and P3 arranged close to each other, and an input buffer 10 connected to the input side and the output side of the signal wiring PI, respectively.
- An AND circuit 212 and an exclusive OR circuit 216 as selection circuits provided on the input side of the circuit, and output buffers 410 and 412 provided on the respective output sides of the signal wirings P2 and P3. I have.
- the AND circuit 210 and the EX-OR circuit 214 or the AND circuit 212 and the EX-OR circuit 216 correspond to the delay setting pulse generation circuit 20 described above.
- the two signal wirings P2 and P3 are arranged close to each other on both sides of the signal wiring P1.
- One input terminal of the AND circuit 210 is commonly connected to the input terminal of the input buffer 10, and the control signal S1 is input to the other input terminal.
- One input terminal of the EX-OR circuit 214 is connected to the output terminal of the AND circuit 210, and the control signal S2 is input to the other input terminal.
- the output terminal of the EX-OR circuit 214 is connected to the input terminal of the signal wiring P2.
- One input terminal of the AND circuit 212 is commonly connected to the input terminal of the input buffer 10, and the control signal S3 is input to the other input terminal.
- the EX-OR circuit 216 has one input terminal connected to the output terminal of the AND circuit 212, and receives the control signal S4 at the other input terminal.
- the output terminal of the EX-OR circuit 216 is connected to the input terminal of the signal wiring P3.
- One AND circuit 210 is provided to set whether or not to input the pulse signal IN input to the input buffer 10 to the signal wiring P2, and to set the control signal S1 to the H level. This input is performed when set, and conversely, when the control signal S1 is set to L level, the input of the pulse signal IN to the signal wiring P2 is cut off.
- An EX-OR circuit 214 provided after the AND circuit 210 is provided to invert or non-invert the phase of the pulse signal IN input from the AND circuit 210 to the signal wiring P2. When the signal S2 is set to L level, an in-phase (non-inverted) pulse signal is output. Conversely, when the control signal S2 is set to H level, an inverted (inverted) pulse signal is output.
- the other AND circuit 212 is provided to set whether or not to input the pulse signal IN input to the input buffer 10 to the signal wiring P3, and to set the control signal S3 to the H level. This input is performed when set, and conversely, when the control signal S3 is set to L level, the input of the pulse signal IN to the signal wiring P3 is cut off.
- An EX-OR circuit 216 provided after the AND circuit 212 is provided for inverting or non-inverting the phase of the pulse signal IN input from the AND circuit 212 to the signal wiring P3. When L is set to L level, an in-phase (non-inverted) pulse signal is output. Conversely, when control signal S3 is set to H level, an inverted-phase (inverted) pulse signal is output.
- FIG. 5 is a diagram showing a relationship between a combination of control signals S1 to S4 and a delay amount.
- the pulse signal IN is output to the EX-OR circuits 214 and 216. Can be entered.
- the pulse signal IN can be input to each of the signal wirings P2 and P3 in the opposite phase.
- the relation between the signal wiring P2 and the signal wiring P1 is the same as the relation between the signal wiring P2 and the signal wiring P1 in the basic configuration shown in FIG. Similarly, the other
- the relationship between the signal wiring P3 and the signal wiring P1 is also the same as the relationship between the signal wiring P2 and the signal wiring P1 in the basic configuration shown in FIG. According to
- control signal S1 is also set to the L level, and the voltage levels of both of the two signal wires P2 and P3 are changed.
- the capacitance component C of the distributed constant circuit formed between the signal wiring P1 and the signal wiring P2 according to the fluctuation of the voltage level of the pulse signal IN input to the signal wiring PI
- the charge / discharge operation for the capacitor C and the charge / discharge operation for the capacitance component C of the distributed constant circuit formed between the signal wiring P1 and the signal wiring P3 are performed.
- the delay amount T described above and the delay amounts in the following states D and E are set with the delay amount in this state as a reference (delay amount 0).
- the signal lines P2 and P3 can be entered for each.
- the relationship between one signal wiring P2 and signal wiring P1 is the same as the relationship between signal wiring P2 and signal wiring P1 in the basic configuration shown in FIG. It becomes.
- the relationship with 1 is also the same as the relationship between the signal wiring P2 and the signal wiring P1 in the basic configuration shown in FIG. Therefore, the amount of delay between these two
- T is added up, for a total delay of 2T (state E).
- the two signal wirings P2 and P3 are arranged adjacent to the signal wiring P1 for transmitting the pulse signal, and the phase and voltage level of the signal input to the two signal wirings P2 and P3 are devised.
- five types of delay amounts can be set.
- an EX-OR circuit 218 for timing adjustment and the like is inserted between the input buffer 10 and the signal wiring P1.
- FIG. 7 is a diagram illustrating a configuration of the variable delay circuit according to the second embodiment.
- the variable delay circuit of the present embodiment includes three signal wirings Pl, P2, P3, the input buffer 10 and the output buffer 30 connected to the input side and the output side of the signal wiring PI, the AND circuit 210 provided on the input side of the signal wiring P2, and the input circuit 10 provided on the input side of the signal wiring P3. , And output buffers 410 and 412 provided on the respective output sides of the signal wirings P2 and P3.
- the variable delay circuit according to the present embodiment differs from the variable delay circuit shown in FIG. 4 in that the EX-OR circuit 214 is omitted and the AND circuit 212 and the EX-OR circuit 216 are replaced with the NAND circuit 220. It has a configuration.
- the AND circuit 210 inputs a signal in phase with the pulse signal IN input to the input buffer 10 to the signal wiring P2 when the control signal S1 is at the H level, and outputs a signal when the control signal S1 is at the L level. Then, the input of the in-phase signal to the signal wiring P2 is cut off.
- the NAND circuit 220 inputs a signal having a phase opposite to that of the pulse signal IN input to the input buffer 10 to the signal line P3, and outputs the signal when the control signal S2 is at the L level. Then, the input of the signal of the opposite phase to the signal wiring P3 is cut off.
- FIG. 8 is a diagram showing a relationship between a combination of control signals Sl and S2 and a delay amount.
- the control signal S1 is set to L level to set the voltage level of one signal wiring P2 to a fixed potential, and the control signal S2 is set to H level to be input to the input buffer 10 to the other signal wiring P3.
- the maximum delay time T is reached (state A).
- control signal S2 is set to L level to set the voltage level of the other signal wiring P3 to a fixed potential
- control signal S1 is set to H level to input the other signal wiring P2 to the input buffer 10.
- the two signal wirings P2 and P3 are adjacent to the signal wiring P1 for transmitting the pulse signal. Arrange and selectively input in-phase pulse signals to one signal wiring P2 and selectively input anti-phase pulse signals to the other signal wiring P3 to set three types of delay amount Can be.
- FIG. 9 is a diagram showing a specific example of the arrangement of three signal wirings Pl, P2, and P3 included in the variable delay circuits of the first and second embodiments described above.
- each of the three signal wirings Pl, P2, and P3 has a rectangular cross section, and is arranged such that long sides of the rectangular cross section are adjacent to each other and face each other.
- the two signal lines P2 and P3 to which the in-phase or out-of-phase pulse signals are selectively input are arranged at target positions on both sides of the signal line P1 transmitting the pulse signal IN.
- FIG. 10 is a diagram showing a specific example of three signal wirings Pl, P2, P3 and their peripheral structures.
- three signal wirings Pl, P2, and P3 arranged in parallel with each other have ground layers Gl and G2 arranged on both side surfaces thereof and ground layers G3 and G4 as upper and lower layers. Is surrounded by These ground layers G1 to G4 are interconnected by VIA holes (V).
- VIA holes V
- FIG. 11 is a diagram illustrating a configuration of the variable delay circuit according to the third embodiment.
- the variable delay circuit according to the present embodiment includes a plurality of signal wirings Pl, P21,..., P2N, P31,. , P2N, P31, AND3, AND circuits 2221 to 222N provided on the input side of each of the signal wirings P21,..., P2N, P31,. 2241 to 224N and EX-OR circuit 2321 to 232N, 2341 to 234N, and output buffers 4221 to 422N provided on the respective output sides of each signal wiring P21, ... P2N, P31, ..., P3N 4321 to 432N!
- FIG. 12 is a diagram showing a layout of the signal lines Pl, P21,..., P2N, P31,.
- N signal lines P21,..., P2N are arranged in a row on one side of the signal line P1 transmitting the pulse signal IN, and N signal lines P31,..., P3N are arranged on the other side. Are arranged.
- a total of 2N signal wirings P21,..., P2N, P31,..., P3N are arranged on both sides of the signal wiring P1 and N
- each of the two signal wirings P2 and P3 is As shown in Fig. 12, another signal wiring is placed close to the signal wiring P1 and the other signal wiring is placed close to it, as shown in Fig. 12.
- the degree of interference with P1 decreases in inverse proportion to the square of the distance. Therefore, even if the same in-phase or opposite-phase pulse signal is input, if the distance from the signal wiring P1 is input to a different signal wiring, the delay amount will be different, and the signal wiring for inputting the pulse signal is switched. This makes it possible to increase the resolution.
- FIG. 13 is a diagram illustrating the configuration of the variable delay circuit according to the fourth embodiment.
- the variable delay circuit shown in FIG. 13 differs from the variable delay circuit shown in FIG. 4 in that a variable capacitance element 230 is added between the output terminal of one EX-OR circuit 214 and ground, and the other EX-OR The difference is that a variable capacitance element 232 is added between the output terminal of the circuit 216 and the ground, and the other configurations are common.
- variable capacitance element 230 When the variable capacitance element 230 is connected to the output terminal of the EX—OR circuit 214, the output of the EX—OR circuit 214 rises from the L level to the H level, or rises from the H level to the L level. At the time of falling, charge-discharge operation is performed with a time constant determined by the internal resistance of the EX-OR circuit 214 and the capacitance of the variable capacitance element 230, so that these rising waveforms and falling waveforms are delayed, resulting in a so-called waveform. A blunt phenomenon appears. This degree is determined by the magnitude of the time constant, that is, the magnitude of the capacitance of the variable capacitance element 230.
- the degree of interference with the pulse signal transmitted through the signal wiring P1 is such that the rising or falling of the in-phase or the opposite-phase pulse signal input to the signal wiring P2 is steep.
- the variable capacitance element 232 added to the EX-OR circuit 216 side By adding the variable capacitance element 232 and changing the capacitance, the delay set corresponding to the signal wiring P3 The amount can be adjusted.
- FIG. 14 is a diagram illustrating the configuration of the variable delay circuit according to the fifth embodiment.
- the variable delay circuit shown in FIG. 14 is different from the variable delay circuit shown in FIG. 4 in that the signal wiring P2 is replaced with a signal wiring P4 having a shorter length. Common.
- the resistance component R, the inductance component L, the transconductance component G, and the capacitance component C included in the equivalent circuit shown in Fig. 2 change depending on the positional relationship between the two signal wirings. It changes in proportion to the length of the opposing signal wiring. Therefore, by reducing the length of one signal wiring P2 disposed adjacent to the signal wiring P1, the value of the delay amount set corresponding to one signal wiring P2 can be set corresponding to the other signal wiring P3. It can be shorter than the value of the set delay amount. Thus, by making the lengths of the two signal wirings P2 and P3 different, it is easy to set various combinations of delay amounts.
- FIG. 15 is a diagram illustrating the configuration of the variable delay circuit according to the sixth embodiment.
- the variable delay circuit shown in FIG. 15 is different from the variable delay circuit shown in FIG. 4 in that the input buffer 10 provided in the preceding stage of the signal wiring P1 is replaced with an input buffer 10A.
- the configuration is common.
- FIG. 16 is a diagram illustrating a configuration example of the input buffer 10A. As shown in FIG. 16, the input buffer 10A is provided with a CMOS inverter circuit 240 having a normal configuration at the last stage, and a CMOS inverter circuit 242 having a directly connected input / output terminal connected to the output side. Configuration Have.
- FIG. 17 is a circuit diagram showing a detailed configuration of the CMOS inverter circuit 240.
- FIG. 18 is an equivalent circuit diagram of the input buffer 10A shown in FIG.
- the CMOS inverter circuit 242 in which the input and output terminals are directly connected, the voltage divided by the source-drain resistance of each of the p-type FET and n-type FET is applied to each gate, so that the P-type FET and n-type FET
- the type FET operates as a voltage dividing circuit having a predetermined resistance value.
- the input terminal A goes low or high and either the p-type FET or the n-type FET turns on.
- the amplitude of the pulse signal output from the input buffer 10A decreases.
- the amplitude of the pulse signal is reduced as described above, it is possible to reduce noise generated according to the voltage change. Also, in the input buffer 10A, since the voltage dividing circuit by the CMOS inverter circuit 242 is connected to the subsequent stage of the CMOS inverter circuit 240, when the CMOS inverter circuit 240 is used alone (when the input amplifier 10 is used). In comparison, the output impedance of the input buffer 10A can be reduced, and the rising and falling of the pulse signal input from the input buffer 10A to the signal wiring P1 can be made faster.
- FIG. 19 is a circuit diagram showing a configuration of an input buffer 10B included in the variable delay circuit according to the seventh embodiment.
- This input buffer 10B is replaced with the input buffer 10 included in the variable delay circuit shown in FIG. 4, and the other components are the same as those of the variable delay circuit shown in FIG. .
- the input buffer 10B shown in FIG. 19 is selectively turned on with respect to the basic configuration shown in FIG.
- multiple n-type FETs that can be selectively turned on are added to the ground line (VSS) side. I have.
- the output impedance (ON resistance) of the CMOS inverter circuit at the last stage of the input buffer 10B can be varied, and the rise and fall speed of the noise signal input to the signal wiring P1 Can be adjusted.
- FIG. 20 is a diagram illustrating the configuration of the variable delay circuit according to the eighth embodiment.
- the variable delay circuit shown in FIG. 20 has a configuration in which n variable delay circuits 200-1, 200-2,..., 200-n are connected in cascade.
- Each of the variable delay circuits 200-1 to 200-n has the same configuration as the variable delay circuit shown in FIG. 4, and differs only in the lengths of the signal wirings P1, P2, and P3.
- the signal lengths of the signal lines Pl, P2, and P3 included in the variable delay circuit 200-n provided at the last stage are set to L, and as the variable delay circuit 200-1 of the preceding stage approaches
- the wiring length of each of the signal wirings Pl, P2, and P3 included therein is twice as long as the wiring length of each of the signal wirings included in the variable delay circuit connected to the subsequent stage. Therefore, the wiring lengths of the signal wirings Pl, P2, and P3 included in the variable delay circuit 200-1 provided at the foremost stage are set to 2 (n - 1) / 2'L.
- variable delay circuits 200—1, 200—2, cascading n variable delay circuits 200—1, 200—2,. Its integer relative to the amount of delay set by It is possible to realize twice as wide a delay amount, and to switch these delay amounts arbitrarily. In particular, the settable delay amount can be increased, and the gradation (resolution) of the delay amount can be set finely.
- FIG. 21 is a diagram illustrating the configuration of the variable delay circuit according to the ninth embodiment.
- the variable delay circuit according to the present embodiment includes three signal wirings Pl, P2, and P3 arranged close to each other and an input buffer 10 connected to the input side and the output side of the signal wiring P1, respectively. And an output buffer 30; an AND circuit 210 provided on the input side of the signal wiring P2; an AND circuit 212 provided on the input side of the signal wiring P3; and an odd-numbered stage provided before the AND circuits 210 and 212. And the output buffers 410 and 412 provided on the respective output sides of the signal wirings P2 and P3.
- One AND circuit 210 has a first input terminal to which a pulse signal input to input buffer 10 is input, and a second input terminal to which a pulse signal obtained by passing this pulse signal through inverter circuit 250 is input. It has a second input terminal and a third input terminal to which the control signal S1 is input. Inverter circuit 250 outputs a pulse signal whose voltage level is inverted after delaying the input pulse signal by a predetermined time determined by the number of stages.
- FIG. 22 is a diagram showing operation timings of the variable delay circuit shown in FIG.
- “IN” represents the waveform of the pulse signal input to the input buffer 10 and the inverter circuit 250
- “a” represents the waveform of the pulse signal output from the inverter circuit 250
- “b” represents the control signal.
- Each waveform of the signal output from the AND circuit 210 when S1 is at the H level is shown.
- the rising timing coincides with the pulse signal input to the input buffer 10, and a pulse signal having a width corresponding to the delay time generated by the inverter circuit 250 is generated. Therefore, by inputting this pulse signal to the signal wiring P2, when a pulse signal is input to the signal wiring P1, interference can be caused only at the rising timing, and the pulse signal transmitted through the signal wiring P1 Can be delayed only.
- FIG. 23 is a diagram showing a relationship between a combination of control signals Sl and S2 and a delay amount.
- the control signals Sl and S2 are both set to the H level, and the AND circuit is connected to each of the signal lines P2 and P3. , 212, the delay of the rising edge of the pulse signal input from the input cuff buffer 10 to the signal wiring P1 is minimized ( ⁇ 2T) (state A).
- control signals S1 and S2 are both at L level.
- Some input / output buffers and various logic circuits have different states of waveform change between when the level changes from the L level to the H level and when the level changes to the L level. Therefore, only one of the rising and falling timings may be shifted while the pulse signal passes through the circuit. In such a case, by using the variable delay circuit shown in FIG. 21, it is possible to adjust only the rising of the pulse signal.
- a pulse signal having the same phase as the pulse signal input to the signal wiring P1 is generated by the AND circuits 210 and 212 and replaced by a NAND circuit. May be generated.
- a force that adjusts the rising timing of the pulse signal input to the signal wiring P1 In-phase or opposite-phase pulse that matches only the falling edge The fall timing of the pulse signal input to the signal wiring P1 may be adjusted using the signal.
- the number of stages of the inverter circuit 250 may be an even number.
- the second signal wiring is arranged close to the first signal wiring transmitting the pulse signal, and the second signal wiring is synchronized with the timing at which the voltage level of the pulse signal changes. Then, by changing the voltage level of the signal input to the second signal wiring, it is possible to delay the pulse signal using the interference between the signal wirings.
- a distributed constant resistance component, inductance component, transconductance component, capacitance component, etc. appear between the first and second signal wirings arranged close to each other, and these components correspond to these components. Since the time constant is used, it is possible to increase the amount of delay per stage as compared with a case where a capacitor having a capacitance component as a lumped constant is used. Further, since the amount of delay is determined by the degree of interference between the first and second signal wirings, the set value of the amount of delay can be easily changed by changing the shape and arrangement of these signal wirings.
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004106677A JP2005295165A (ja) | 2004-03-31 | 2004-03-31 | 可変遅延回路 |
JP2004-106677 | 2004-03-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005096498A1 true WO2005096498A1 (ja) | 2005-10-13 |
Family
ID=35064120
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/005832 WO2005096498A1 (ja) | 2004-03-31 | 2005-03-29 | 可変遅延回路 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2005295165A (ja) |
WO (1) | WO2005096498A1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2010103614A1 (ja) * | 2009-03-10 | 2012-09-10 | エルメック株式会社 | 差動信号用遅延線 |
JP5544851B2 (ja) * | 2009-12-01 | 2014-07-09 | 富士通株式会社 | 伝送装置および電子回路ボード |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440260A (en) * | 1991-08-14 | 1995-08-08 | Advantest Corporation | Variable delay circuit |
JP2004048347A (ja) * | 2002-07-11 | 2004-02-12 | Sony Corp | 半導体回路 |
-
2004
- 2004-03-31 JP JP2004106677A patent/JP2005295165A/ja not_active Withdrawn
-
2005
- 2005-03-29 WO PCT/JP2005/005832 patent/WO2005096498A1/ja not_active Application Discontinuation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440260A (en) * | 1991-08-14 | 1995-08-08 | Advantest Corporation | Variable delay circuit |
JP2004048347A (ja) * | 2002-07-11 | 2004-02-12 | Sony Corp | 半導体回路 |
Also Published As
Publication number | Publication date |
---|---|
JP2005295165A (ja) | 2005-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100388492C (zh) | 控制输出阻抗和转换速率的半导体集成电路 | |
US5694065A (en) | Switching control circuitry for low noise CMOS inverter | |
US6204710B1 (en) | Precision trim circuit for delay lines | |
US9866209B2 (en) | Radio frequency switch with improved switching time | |
US6133749A (en) | Variable impedance output driver circuit using analog biases to match driver output impedance to load input impedance | |
US8169267B2 (en) | Wave reversing system and method for a rotary traveling wave oscillator | |
JP4008776B2 (ja) | 出力ドライバ回路の出力インピーダンスを可変に調整する方法 | |
JPS62231515A (ja) | 半導体集積回路 | |
JPS62219813A (ja) | デジタル信号用mosfet集積遅延回路 | |
JPH0897701A (ja) | 半導体回路 | |
JPH0454721A (ja) | クロックドライバー回路 | |
JPH04363908A (ja) | 調整可能な時定数回路及び調整可能な遅延回路へのその応用 | |
US6255879B1 (en) | Digital programmable delay element | |
JPH1013200A (ja) | 可変遅延回路 | |
CN101569091A (zh) | D类放大器 | |
EP0810732B1 (en) | Differential signal generating circuit having current spike suppressing circuit | |
WO2005096498A1 (ja) | 可変遅延回路 | |
US6380777B1 (en) | Output driver having controlled slew rate | |
US20040090254A1 (en) | Systems and methods for altering timing edges of an input signal | |
JPH02119427A (ja) | 出力バッファ回路 | |
JPH08274600A (ja) | Cmos型可変遅延回路 | |
WO1997000557A1 (fr) | Circuit servant au choix de signaux logiques | |
JPH05110396A (ja) | 信号遅延回路 | |
US6353349B1 (en) | Pulse delay circuit with stable delay | |
JPH0851347A (ja) | 位相整合回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |