WO2004095545A2 - Wafer carrier having improved processing characteristics - Google Patents
Wafer carrier having improved processing characteristics Download PDFInfo
- Publication number
- WO2004095545A2 WO2004095545A2 PCT/US2004/006847 US2004006847W WO2004095545A2 WO 2004095545 A2 WO2004095545 A2 WO 2004095545A2 US 2004006847 W US2004006847 W US 2004006847W WO 2004095545 A2 WO2004095545 A2 WO 2004095545A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer carrier
- wafers
- slot
- wafer
- radius
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/673—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere using specially adapted carriers or holders; Fixing the workpieces on such carriers or holders
- H01L21/67326—Horizontal carrier comprising wall type elements whereby the substrates are vertically supported, e.g. comprising sidewalls
Definitions
- the present invention relates generally to kiln furniture, and more specifically, to a wafer carrier for supporting wafers to undergo processing such as exposure to a high temperature processing operation, hi addition, the present invention generally relates to processing wafers utilizing such a wafer carrier.
- semiconductor processes typically employ workpieces to support and or transport semiconductor wafers during various processing steps, including high temperature processes which include annealing, chemical vapor deposition, oxidation, and others.
- horizontal and vertical wafer carriers also known in the art as wafer boats, are utilized to support a plurality of wafers, typically spaced apart from each other at a constant pitch forming an array of wafers.
- exposure of the wafer to processing operations is generally known as "batch processing," in which a plurality of wafers are processed simultaneously.
- device fabrication sometimes utilizes an extended oxidation step, in which the semiconductor wafers are oxidized, sometimes for extended periods of time beyond what would normally be encountered in conventional semiconductor processing. For example, it is not uncommon to expose a wafer to a processing operation for days at a time, such as on the order of five to ten days. As noted above, oftentimes such a processing operation includes oxidation of the wafers.
- the present inventors have encountered defects in the wafers after being subjected to such processing operations, such as localized or even catastrophic fracture of the wafers. Other defects include deformation and notching of the wafers around the outer periphery, particularly at those points contacting the wafer carrier such as the bottom support portion of the wafer carrier in the case of a horizontal wafer boat.
- a wafer carrier for supporting a plurality of wafers, the carrier including a plurality of slots provided in a cradle, the cradle comprising silicon carbide and having an oxide layer overlying the silicon carbide.
- a wafer carrier is provided for supporting a plurality of wafers, the carrier including a plurality of slots provided in a cradle, the cradle comprising silicon carbide and having an oxide layer overlying the silicon carbide.
- a wafer carrier is provided having a plurality of slots having a particular width. In particular, a portion of each slot has a width (w s ), wherein w s is not less than 1.30 t w and t w is a thickness of the wafers.
- a wafer carrier for supporting a plurality of wafers, the wafers having a radius r w , and the wafer carrier including a plurality of slots for supporting the wafers, wherein at least a portion of each slot has a radius of curvature r s , which is not less than about 1.15 r w .
- r s may have a negative value while r w has a positive value.
- methods are provided for processing a plurality of wafers, in which a plurality of wafers are loaded onto a wafer carrier having any one of or all the features described above, and subjecting the wafers to a processing operation as-loaded on the wafer carrier.
- the processing operation may be one in which the wafers are exposed to an oxidizing environment to oxidize the wafers.
- FIG. 1 is a perspective view of a horizontal wafer carrier according to an embodiment of the present invention.
- FIG. 2 is a sectional view of a horizontal wafer carrier according to an embodiment of the present invention, loaded with a silicon wafer.
- FIG. 3 is a graph illustrating the growth curve of oxide on a silicon carbide wafer carrier.
- FIG. 4 represents the radius of curvature of a slot loaded with a semiconductor wafer according to an embodiment of the present invention.
- FIG. 5 represents the radius of curvature of a slot loaded with a semiconductor wafer according to another embodiment of the present invention.
- FIG. 6 represents the radius of curvature of a slot loaded with a semiconductor wafer according to yet another embodiment of the present invention.
- FIG. 7 represents thickness of the wafer in cross-section as loaded in a slot, relative to width of slot, according to an embodiment of the present invention.
- a particular wafer carrier is provided for supporting a plurality of wafers.
- FIG. 1 illustrating a perspective view of a wafer carrier according to an embodiment of the present invention.
- wafer carrier 1 includes a cradle 2 having a generally open structure and including a plurality of cradle arms 3 which take on a generally arcuate shape, and which are integrated with a plurality of support members for supporting the wafers.
- first, second, and third support members, 10, 12 and 14 are provided, each of which protrudes radially inward, and along which a plurality of slots 16 are provided.
- Each slot 16 is disposed and oriented so as to be positioned along the same arc of fixed radius, to support a single respective wafer.
- Each slot is made up of first, second and third slot segments 18, 20 and 22, respectively, each of which respectively being positioned along first, second and third support members 10, 12, and 14.
- FIG. 2 a cross-sectional view is provided illustrating the orientation of wafer 30 as engaged and loaded onto the wafer carrier 1.
- the general orientation of the wafer carrier illustrated in FIGs. 1 and 2 is horizontal, and is the orientation of the wafer carrier in use, particularly, in a semiconductor fab environment.
- the carrier supports the wafers in a generally upright, vertical position.
- the slots 16 are arranged in a linear array and spaced apart from each other at a constant pitch.
- second slot segments 20 are shown to be spaced apart from each other at a constant pitch, and in an array format.
- the wafers are held by the carrier linearly, forming a horizontal stack of wafers.
- the pitch of the grooves, and accordingly, the pitch of the wafers may vary depending on the particular application, but generally lies within a range of about 2 to about 4 mm, nominally about 2.38mm.
- the first, second and third support members 10, 12 and 14 are positioned along an arc 32 which has a radius equal to a radius of the wafer r w , such that the first, second and third support members are positioned sequentially along the arc 32 and the second support member is positioned circumferentially between the first and third support members 10, 14.
- the second support member generally supports a larger portion of the weight of the wafer, since it is disposed at a bottom-most position, i.e., at the six o'clock position.
- the arc 32 sweeps an angle which is not greater than 180 degrees, so as to facilitate loading of the wafers.
- the support portions are positioned to define an arc 32 which is not greater than about 150 degrees, or typically not greater than about 130 degrees.
- the wafer carrier may have a different number of support members.
- the second support member may be bifurcated so as to form two distinct support members which have distinct slot segments.
- the support members may be equally spaced apart from the bottom-most six o'clock position.
- the wafer carrier has a generally open design, which provides several advantages as described in more detail below.
- the windows defined between the cradle arms 3 and the support members provide at least 40% open area along an outer partial-cylindrical surface of the cradle.
- the open area is not less than about 50%.
- This open design of the wafer carrier advantageously improves gas flow around the wafer carrier during the pre-oxidation step, to form a conformal, relatively uniform oxide layer/ [1026]
- the cradle is comprised of silicon carbide.
- the silicon carbide comprises recrystallized silicon carbide, which is a material understood in the art.
- a green body containing semiconductor-grade silicon carbide powder is mixed with sintering aids and binders, molded into a desired shaped, dried, heated to burn-out organic binders, and heat treated to densify and recrystallize the body. Following densification, machining steps may be used to arrive at the final dimensions of the wafer carrier.
- silicon carbide substrate may be formed by a conversion process, in which a carbon preform is converted by gas phase or liquid-phase techniques into silicon carbide.
- the preform is formed of a carbonaceous material, such as semiconductor-grade graphite.
- the carrier may be impregnated with silicon.
- Such a compositional feature is known as Si-SiC or siliconized silicon carbide.
- the substrate is impregnated with molten silicon, to densify the structure to an extent suitable for use in refractory applications such as in the semiconductor processing environment.
- the siliconized silicon carbide may be coated with a further layer of silicon carbide, such as chemical vapor deposited (CVD) silicon carbide.
- the wafer carrier may be formed of free-standing SiC formed by CVD. h this case, an extended CVD process is carried out to form the wafer carrier itself.
- An oxide layer is provided so as to overlie the silicon carbide of the wafer carrier.
- the oxide layer may be formed by oxidation of the carrier in an oxidizing environment, such as by oxidizing the carrier in an oxygen containing environment at an elevated temperature, such as within a range of 950 to about 1300 degrees C, and more generally in a range of about 1000 to about 1250 degrees C.
- Oxidation may be carried out in a dry or wet atmosphere, and is typically carried out at atmospheric pressure.
- a wet ambient can be generated by introducing steam, and functions to increase the rate of oxidation and improve density of the oxide layer.
- wet oxidation at 1150 °C may form a robust, thick (such as about 2-3 microns) oxide layer on the of about 12- 48 hours.
- a robust, thick oxide layer may take on the order of 5 days, such as 10-20 days for form according to a dry oxidation treatment.
- the oxide layer is formed by oxidation, it may also be deposited, such as by reacting TEOS source gas.
- thermally grown layers may be preferred.
- the oxide layer is silicon oxide, generally SiO 2 .
- the silicon oxide layer may be in direct contact with the silicon carbide of the wafer carrier.
- an intermediate layer, such as silicon may be present between the silicon carbide and the overlying oxide layer, as in the case of silicon-impregnated silicon carbide.
- FIG. 3 illustrates the growth curve of an oxide layer as a function of time on the silicon carbide wafer carrier.
- the oxide layer follows a generally parabolic growth curve.
- the oxide layer has a thickness which is above the relatively rapid growth portion of the curve.
- the oxide layer may have a thickness greater than about 0.5 microns, or particularly greater than about 0.75 microns, such as greater than about 1.0 microns, and even 1.5 microns.
- the oxide has a thickness or at least 2 microns, such as on the order of about 2 to about 3 microns.
- the oxide layer according embodiments of the present invention is a layer which is provided on the wafer carrier, as opposed to any native oxide which may be present on the wafer carrier, but in relatively low thicknesses.
- the oxide layer described above is generally formed by thermal oxidation techniques, other techniques may also be utilized, such as direct deposition of an oxide layer.
- the wafers may catastrophically fail by a cracking mechanism.
- a pre-oxidation step to form an oxide layer on the carrier, growth of an oxide layer on the carrier during thermal processing of the wafers is attenuated, and the propensity of bonding between the wafers and the carrier is reduced, thereby enhancing process control and wafer yield.
- the slots in the wafer carrier have a particular radius of curvature r s that further enhances process control and wafer yield, particularly during high temperature processing as described above.
- the wafer has a nominal radius r w.
- Current state of the art wafer fabs utilize 8 inch, and increasingly 12 inch (300mm diameter) wafers. Accordingly, newer fabs may employ wafers having a radius r w which is on the order of about 150 mm, although older fabs may utilize smaller wafers and newer generation fabs larger.
- the radius of curvature r s of the slot is not less then about 1.15 r w .
- the radius curvature of the slot for supporting the wafer is larger than the radius of the wafers by at least 15%.
- r s is not less than about 1.25 r w> such as 1.35 r w> and 1.50 r w .
- r s is shown to be approximately twice that of r w .
- the radius of curvature of the slot may have the opposite orientation, that is, have a negative radius of curvature as compared with the radius r w of the wafer. This is shown in FIG. 6, in which the slot has a generally convex shape and has a radius which extends in a direction opposite of the radius of the wafer, from the point of contact between the wafer and the slot.
- each slot segment has the same radius of curvature.
- typically at least a portion of the second slot segment along the second support member has a radius characteristic as described above.
- the potential oxidation bond area between the wafer and the carrier is minimized.
- the minimized bonding interface is weaker and more likely to break during processing (e.g., during cooling) thereby attenuating thermal stresses in the wafer which can cause fracture as described above.
- the slots of the wafer carrier has a width w s which is greater than a thickness t w of the wafers.
- the width w s is generally not less than about 1.30 t w .
- w s is not less than about 1.35 t w , and may be within a range of about 1.35 t w to about 1.50 t w .
- FIG. 7 illustrates the width of the slot w s , with respect to the thickness of the wafer t w (not shown to scale).
- the actual thickness t w of the wafers may vary based upon wafer brand, intended use, wafer diameter, composition (e.g., silicon on insulator (SOI)), etc.
- wafers typically have a thickness within a range of about 0.45 mm to about 0.80 mm, more typically between about 0.50 to about 0.765 mm.
- constraint of the wafer within the slot tends to cause the wafer to creep at high temperatures, causing notching.
- the formation of notches in the wafer around the outer periphery tends to form a mechanical interlocking structure, which is disadvantageous.
- the notch tends to engage the slot and is responsible for placing mechanical stresses in the wafer upon cooling due to differential thermal contraction characteristics of the wafer and the wafer carrier.
- the present invention also provides for processing for a plurality of wafers, known as batch processing.
- a wafer carrier is loaded with a plurality of wafers, generally arranged in a linear array at a constant pitch. Thereafter, the wafer/wafer carrier assembly is placed in a furnace, such as a process tube, for high temperature processing.
- a furnace such as a process tube
- one desirable processing operation is the formation of a relatively thick oxide layer on the wafers, particularly suitable for MEMS and opto-electronic applications.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Packaging Frangible Articles (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005518892A JP2006521689A (en) | 2003-03-28 | 2004-03-05 | Wafer carrier with improved processing characteristics |
EP04718089A EP1609171A2 (en) | 2003-03-28 | 2004-03-05 | Wafer carrier having improved processing characteristics |
HK06109939A HK1089561A1 (en) | 2003-03-28 | 2006-09-07 | Wafer carrier having improved processing characteristics |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/402,915 US20040188319A1 (en) | 2003-03-28 | 2003-03-28 | Wafer carrier having improved processing characteristics |
US10/402,915 | 2003-03-28 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2004095545A2 true WO2004095545A2 (en) | 2004-11-04 |
WO2004095545A3 WO2004095545A3 (en) | 2005-05-12 |
WO2004095545A8 WO2004095545A8 (en) | 2005-12-08 |
Family
ID=32989844
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/006847 WO2004095545A2 (en) | 2003-03-28 | 2004-03-05 | Wafer carrier having improved processing characteristics |
Country Status (8)
Country | Link |
---|---|
US (1) | US20040188319A1 (en) |
EP (1) | EP1609171A2 (en) |
JP (2) | JP2006521689A (en) |
KR (1) | KR100755196B1 (en) |
CN (1) | CN100390927C (en) |
HK (1) | HK1089561A1 (en) |
TW (1) | TWI288454B (en) |
WO (1) | WO2004095545A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101146742B (en) * | 2005-03-30 | 2013-05-01 | 揖斐电株式会社 | Silicon carbide-containing particle, method of manufacturing a silicon carbide-based sintered object, silicon carbide-based sintered object, and filter |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101928934B (en) * | 2009-06-18 | 2012-11-28 | 中芯国际集成电路制造(上海)有限公司 | Method for improving uniformity of high-temperature oxide of wafer |
CN103151289B (en) * | 2011-12-07 | 2015-11-25 | 无锡华润华晶微电子有限公司 | Brilliant boat, brilliant boat transfer device and comprise its wafer transfer system |
JP5991284B2 (en) * | 2013-08-23 | 2016-09-14 | 信越半導体株式会社 | Heat treatment method for silicon wafer |
CN103681416A (en) * | 2013-11-29 | 2014-03-26 | 上海华力微电子有限公司 | Method for monitoring thickness of polycrystalline silicon furnace tube wafers |
CN104269351B (en) * | 2014-09-30 | 2017-02-22 | 上海华力微电子有限公司 | Method for overcoming stress defect of HCD silicon nitride sedimentation technology |
CN107750282B (en) * | 2015-04-13 | 2019-11-08 | 科恩迈尔特种石墨集团有限责任公司 | PECVD boat |
JP7251458B2 (en) * | 2019-12-05 | 2023-04-04 | 株式会社Sumco | Silicon wafer manufacturing method |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3634116A (en) * | 1969-06-02 | 1972-01-11 | Dow Corning | Silicon-carbide-encased graphite articles and their production |
GB1385730A (en) * | 1971-07-07 | 1975-02-26 | Siemens Ag | Apparatus for diffusing dopants into semiconductor wafers |
US3923156A (en) * | 1974-04-29 | 1975-12-02 | Fluoroware Inc | Wafer basket |
US3998333A (en) * | 1974-06-24 | 1976-12-21 | Iwatsu Electric Co., Ltd. | Carrier for processing semiconductor materials |
US4355974A (en) * | 1980-11-24 | 1982-10-26 | Asq Boats, Inc. | Wafer boat |
US4548159A (en) * | 1984-07-06 | 1985-10-22 | Anicon, Inc. | Chemical vapor deposition wafer boat |
US4653636A (en) * | 1985-05-14 | 1987-03-31 | Microglass, Inc. | Wafer carrier and method |
EP0308695A2 (en) * | 1987-09-01 | 1989-03-29 | Toshiba Ceramics Co., Ltd. | A component for producing semi-conductor devices and process of producing it |
US4904515A (en) * | 1985-11-22 | 1990-02-27 | Toshiba Ceramics Company, Limited | Heat-treatment member for semiconductor elements |
US5417767A (en) * | 1993-12-28 | 1995-05-23 | Stinson; Mark G. | Wafer carrier |
EP0713245A2 (en) * | 1994-11-17 | 1996-05-22 | Shin-Etsu Handotai Company Limited | A heat treatment jig for semiconductor wafers and a method for treating a surface of the same |
WO2001095374A2 (en) * | 2000-06-06 | 2001-12-13 | Saint-Gobain Ceramics And Plastics, Inc. | Slip resistant horizontal semiconductor wafer boat |
EP1184355A1 (en) * | 2000-02-15 | 2002-03-06 | Toshiba Ceramics Co., Ltd. | METHOD FOR MANUFACTURING Si-SiC MEMBER FOR SEMICONDUCTOR HEAT TREATMENT |
EP1187189A1 (en) * | 2000-02-10 | 2002-03-13 | Shin-Etsu Handotai Co., Ltd | Silicon boat with protective film, method of manufacture thereof, and silicon wafer heat-treated using silicon boat |
US20030056391A1 (en) * | 2001-09-18 | 2003-03-27 | M .Fsi Ltd. | Supporting fixture of substrate and drying method of substrate surface using the same |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5285476A (en) * | 1976-01-09 | 1977-07-15 | Hitachi Ltd | Semiconductor wafer accommodating jig |
JPS59191327A (en) * | 1983-04-15 | 1984-10-30 | Hitachi Ltd | Heat-treatment jig |
JPS6142153A (en) * | 1984-08-03 | 1986-02-28 | Fujitsu Ltd | Heat-resisting jig |
JPS61213374A (en) | 1985-03-18 | 1986-09-22 | Hitachi Micro Comput Eng Ltd | Jig |
JPH0622262B2 (en) * | 1985-07-01 | 1994-03-23 | 東芝セラミツクス株式会社 | Method for manufacturing boat for supporting semiconductor wafer |
JPH0824140B2 (en) * | 1986-12-26 | 1996-03-06 | 東芝セラミックス株式会社 | Silicon wafer processing jig |
JPH0752720B2 (en) * | 1988-05-31 | 1995-06-05 | 信越半導体株式会社 | Method for forming holding groove of semiconductor wafer holding device |
US4981222A (en) * | 1988-08-24 | 1991-01-01 | Asq Boats, Inc. | Wafer boat |
JPH04287915A (en) * | 1991-02-07 | 1992-10-13 | Mitsubishi Electric Corp | Wafer boat |
JPH065530A (en) * | 1992-06-17 | 1994-01-14 | Toshiba Corp | Heat treatment furnace boat |
JPH06302532A (en) * | 1993-04-13 | 1994-10-28 | Japan Energy Corp | Method of heat-treating compound semiconductor single-crystal wafer and wafer supporter used for the method |
US5538230A (en) * | 1994-08-08 | 1996-07-23 | Sibley; Thomas | Silicon carbide carrier for wafer processing |
US5443649A (en) * | 1994-11-22 | 1995-08-22 | Sibley; Thomas | Silicon carbide carrier for wafer processing in vertical furnaces |
US5702997A (en) * | 1996-10-04 | 1997-12-30 | Saint-Gobain/Norton Industrial Ceramics Corp. | Process for making crack-free silicon carbide diffusion components |
JPH10242254A (en) * | 1997-02-21 | 1998-09-11 | Ado Matsupu:Kk | Jig for manufacture of semiconductor |
JP3362113B2 (en) * | 1997-07-15 | 2003-01-07 | 日本碍子株式会社 | Corrosion-resistant member, wafer mounting member, and method of manufacturing corrosion-resistant member |
US6171400B1 (en) * | 1998-10-02 | 2001-01-09 | Union Oil Company Of California | Vertical semiconductor wafer carrier |
US6162543A (en) * | 1998-12-11 | 2000-12-19 | Saint-Gobain Industrial Ceramics, Inc. | High purity siliconized silicon carbide having high thermal shock resistance |
US6488497B1 (en) * | 2001-07-12 | 2002-12-03 | Saint-Gobain Ceramics & Plastics, Inc. | Wafer boat with arcuate wafer support arms |
-
2003
- 2003-03-28 US US10/402,915 patent/US20040188319A1/en not_active Abandoned
-
2004
- 2004-03-05 CN CNB2004800081624A patent/CN100390927C/en not_active Expired - Fee Related
- 2004-03-05 EP EP04718089A patent/EP1609171A2/en not_active Withdrawn
- 2004-03-05 JP JP2005518892A patent/JP2006521689A/en active Pending
- 2004-03-05 WO PCT/US2004/006847 patent/WO2004095545A2/en active Application Filing
- 2004-03-05 KR KR1020057018160A patent/KR100755196B1/en not_active IP Right Cessation
- 2004-03-16 TW TW093106956A patent/TWI288454B/en not_active IP Right Cessation
-
2006
- 2006-09-07 HK HK06109939A patent/HK1089561A1/en not_active IP Right Cessation
-
2009
- 2009-12-25 JP JP2009295992A patent/JP2010103554A/en active Pending
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3634116A (en) * | 1969-06-02 | 1972-01-11 | Dow Corning | Silicon-carbide-encased graphite articles and their production |
GB1385730A (en) * | 1971-07-07 | 1975-02-26 | Siemens Ag | Apparatus for diffusing dopants into semiconductor wafers |
US3923156A (en) * | 1974-04-29 | 1975-12-02 | Fluoroware Inc | Wafer basket |
US3998333A (en) * | 1974-06-24 | 1976-12-21 | Iwatsu Electric Co., Ltd. | Carrier for processing semiconductor materials |
US4355974A (en) * | 1980-11-24 | 1982-10-26 | Asq Boats, Inc. | Wafer boat |
US4355974B1 (en) * | 1980-11-24 | 1988-10-18 | ||
US4548159A (en) * | 1984-07-06 | 1985-10-22 | Anicon, Inc. | Chemical vapor deposition wafer boat |
US4653636A (en) * | 1985-05-14 | 1987-03-31 | Microglass, Inc. | Wafer carrier and method |
US4904515A (en) * | 1985-11-22 | 1990-02-27 | Toshiba Ceramics Company, Limited | Heat-treatment member for semiconductor elements |
EP0308695A2 (en) * | 1987-09-01 | 1989-03-29 | Toshiba Ceramics Co., Ltd. | A component for producing semi-conductor devices and process of producing it |
US5417767A (en) * | 1993-12-28 | 1995-05-23 | Stinson; Mark G. | Wafer carrier |
EP0713245A2 (en) * | 1994-11-17 | 1996-05-22 | Shin-Etsu Handotai Company Limited | A heat treatment jig for semiconductor wafers and a method for treating a surface of the same |
EP1187189A1 (en) * | 2000-02-10 | 2002-03-13 | Shin-Etsu Handotai Co., Ltd | Silicon boat with protective film, method of manufacture thereof, and silicon wafer heat-treated using silicon boat |
EP1184355A1 (en) * | 2000-02-15 | 2002-03-06 | Toshiba Ceramics Co., Ltd. | METHOD FOR MANUFACTURING Si-SiC MEMBER FOR SEMICONDUCTOR HEAT TREATMENT |
WO2001095374A2 (en) * | 2000-06-06 | 2001-12-13 | Saint-Gobain Ceramics And Plastics, Inc. | Slip resistant horizontal semiconductor wafer boat |
US20030056391A1 (en) * | 2001-09-18 | 2003-03-27 | M .Fsi Ltd. | Supporting fixture of substrate and drying method of substrate surface using the same |
Non-Patent Citations (12)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 001, no. 146 (E-068), 26 November 1977 (1977-11-26) -& JP 52 085476 A (HITACHI LTD), 15 July 1977 (1977-07-15) * |
PATENT ABSTRACTS OF JAPAN vol. 0090, no. 49 (E-300), 2 March 1985 (1985-03-02) -& JP 59 191327 A (HITACHI SEISAKUSHO KK), 30 October 1984 (1984-10-30) * |
PATENT ABSTRACTS OF JAPAN vol. 0101, no. 97 (E-418), 10 July 1986 (1986-07-10) -& JP 61 042153 A (FUJITSU LTD), 28 February 1986 (1986-02-28) * |
PATENT ABSTRACTS OF JAPAN vol. 011, no. 171 (E-512), 2 June 1987 (1987-06-02) -& JP 62 004337 A (TOSHIBA CERAMICS CO LTD), 10 January 1987 (1987-01-10) * |
PATENT ABSTRACTS OF JAPAN vol. 0110, no. 53 (C-404), 19 February 1987 (1987-02-19) -& JP 61 213374 A (HITACHI MICRO COMPUT ENG LTD; others: 01), 22 September 1986 (1986-09-22) * |
PATENT ABSTRACTS OF JAPAN vol. 012, no. 425 (E-681), 10 November 1988 (1988-11-10) -& JP 63 164312 A (TOSHIBA CERAMICS CO LTD; others: 01), 7 July 1988 (1988-07-07) * |
PATENT ABSTRACTS OF JAPAN vol. 014, no. 099 (E-0893), 22 February 1990 (1990-02-22) -& JP 01 302814 A (SHIN ETSU HANDOTAI CO LTD; others: 02), 6 December 1989 (1989-12-06) * |
PATENT ABSTRACTS OF JAPAN vol. 017, no. 097 (E-1326), 25 February 1993 (1993-02-25) -& JP 04 287915 A (MITSUBISHI ELECTRIC CORP), 13 October 1992 (1992-10-13) * |
PATENT ABSTRACTS OF JAPAN vol. 0181, no. 99 (E-1534), 7 April 1994 (1994-04-07) -& JP 06 005530 A (TOSHIBA CORP), 14 January 1994 (1994-01-14) * |
PATENT ABSTRACTS OF JAPAN vol. 1995, no. 01, 28 February 1995 (1995-02-28) -& JP 06 302532 A (JAPAN ENERGY CORP), 28 October 1994 (1994-10-28) * |
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 14, 31 December 1998 (1998-12-31) -& JP 10 242254 A (ADO MATSUPU:KK), 11 September 1998 (1998-09-11) * |
See also references of EP1609171A2 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101146742B (en) * | 2005-03-30 | 2013-05-01 | 揖斐电株式会社 | Silicon carbide-containing particle, method of manufacturing a silicon carbide-based sintered object, silicon carbide-based sintered object, and filter |
Also Published As
Publication number | Publication date |
---|---|
WO2004095545A8 (en) | 2005-12-08 |
US20040188319A1 (en) | 2004-09-30 |
CN1765005A (en) | 2006-04-26 |
TWI288454B (en) | 2007-10-11 |
KR100755196B1 (en) | 2007-09-05 |
EP1609171A2 (en) | 2005-12-28 |
TW200425384A (en) | 2004-11-16 |
WO2004095545A3 (en) | 2005-05-12 |
KR20060002875A (en) | 2006-01-09 |
HK1089561A1 (en) | 2006-12-01 |
JP2010103554A (en) | 2010-05-06 |
JP2006521689A (en) | 2006-09-21 |
CN100390927C (en) | 2008-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7163393B2 (en) | Heat treatment jig for semiconductor silicon substrate | |
KR100935141B1 (en) | Heat treatment system, process for fabricating semiconductor device, process for producing substrate, process for producing simox substrate, supporting part and substrate support | |
JP2010103554A (en) | Wafer carrier having improved processing characteristic | |
US6048403A (en) | Multi-ledge substrate support for a thermal processing chamber | |
JP2002510153A (en) | Substrate support for heat treatment chamber | |
US20240304492A1 (en) | Back side design for flat silicon carbide susceptor | |
US6799940B2 (en) | Removable semiconductor wafer susceptor | |
JP2004514287A (en) | Apparatus and method for heating a heat treatment system by resistance | |
JP2006521689A5 (en) | ||
JP2009152283A (en) | Support tool for semiconductor substrate and method of manufacturing the same | |
JP2001110881A (en) | Silicon carbide sleeve for substrate support assembly | |
JP4611229B2 (en) | Substrate support, substrate processing apparatus, substrate processing method, substrate manufacturing method, and semiconductor device manufacturing method | |
JP2000073171A (en) | Production of chemical vapor deposition multilayer silicon carbide film | |
JP2005235906A (en) | Wafer holding jig and vapor phase growing apparatus | |
JPS59191327A (en) | Heat-treatment jig | |
KR100657502B1 (en) | Wafer-Holder Manufaturing Method and Wafer-Holder-Boat for Semiconductor | |
JP4350438B2 (en) | Semiconductor heat treatment materials | |
JP2622609B2 (en) | Sic ceramic products for semiconductor manufacturing | |
JPS6142153A (en) | Heat-resisting jig | |
CN117737840A (en) | Preparation method of composite carrier disc for carrying epitaxial wafer and C/C-SiC composite material | |
KR20180115861A (en) | METHOD OF SURFACE MODIFICATION USING SiC THIN FILM COATING ON THE GRAPHITE SURFACE | |
KR20130019569A (en) | Method for manufacturing of silicon carbide substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DPEN | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004718089 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048081624 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057018160 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005518892 Country of ref document: JP |
|
CFP | Corrected version of a pamphlet front page | ||
CR1 | Correction of entry in section i |
Free format text: IN PCT GAZETTE 45/2004 UNDER (72, 75) THE ADDRESS OF "CHANG, HAN, C." SHOULD READ "SCIENCE-BASED INDUSTRIAL PARK, CRD 13F, NO. 3 LI-HSIN ROAD II, HSIN-CHU CITY, 300 (TW)." |
|
WWP | Wipo information: published in national office |
Ref document number: 2004718089 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057018160 Country of ref document: KR |