WO2002063473A1 - Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation - Google Patents

Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation Download PDF

Info

Publication number
WO2002063473A1
WO2002063473A1 PCT/JP2001/000754 JP0100754W WO02063473A1 WO 2002063473 A1 WO2002063473 A1 WO 2002063473A1 JP 0100754 W JP0100754 W JP 0100754W WO 02063473 A1 WO02063473 A1 WO 02063473A1
Authority
WO
WIPO (PCT)
Prior art keywords
data processing
processing system
processor
variable logic
logic devices
Prior art date
Application number
PCT/JP2001/000754
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
Hiroshi Takeyama
Original Assignee
Hitachi, Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi, Ltd filed Critical Hitachi, Ltd
Priority to JP2002563350A priority Critical patent/JPWO2002063473A1/ja
Priority to PCT/JP2001/000754 priority patent/WO2002063473A1/ja
Priority to TW090104575A priority patent/TW515964B/zh
Publication of WO2002063473A1 publication Critical patent/WO2002063473A1/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
PCT/JP2001/000754 2001-02-02 2001-02-02 Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation WO2002063473A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002563350A JPWO2002063473A1 (ja) 2001-02-02 2001-02-02 データ処理システムの開発方法及び評価ボード
PCT/JP2001/000754 WO2002063473A1 (fr) 2001-02-02 2001-02-02 Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation
TW090104575A TW515964B (en) 2001-02-02 2001-02-27 Development method of data processing system and appraisal substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2001/000754 WO2002063473A1 (fr) 2001-02-02 2001-02-02 Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation

Publications (1)

Publication Number Publication Date
WO2002063473A1 true WO2002063473A1 (fr) 2002-08-15

Family

ID=11736986

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2001/000754 WO2002063473A1 (fr) 2001-02-02 2001-02-02 Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation

Country Status (3)

Country Link
JP (1) JPWO2002063473A1 (zh)
TW (1) TW515964B (zh)
WO (1) WO2002063473A1 (zh)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1715426A2 (en) 2005-03-16 2006-10-25 Fujitsu Limited Speed converting apparatus with load controlling function and information processing system
US8902694B2 (en) 2012-09-12 2014-12-02 International Business Machines Corporation Integrity check of measured signal trace data
CN109100579A (zh) * 2018-11-07 2018-12-28 国网河南省电力公司郑州供电公司 一种三相不平衡监测装置的高速数据采集系统及方法
CN111752798A (zh) * 2020-06-23 2020-10-09 深圳市得一微电子有限责任公司 一种固态存储设备空闲时稳定性分析数据收集方法
JP2022036889A (ja) * 2020-08-31 2022-03-08 北京百度網訊科技有限公司 チップを検証する方法、装置、電子デバイス、コンピュータ可読記憶媒体及びコンピュータプログラム

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6293736A (ja) * 1985-10-19 1987-04-30 Ricoh Co Ltd 開発用半導体装置の製造方法
JPH01162971A (ja) * 1987-09-09 1989-06-27 Hitachi Ltd シングルチップマイクロコンピュータ
JPH0836504A (ja) * 1994-07-26 1996-02-06 Hitachi Ltd エミュレータ
JPH10320230A (ja) * 1997-05-21 1998-12-04 Fujitsu Ltd エミュレータ
EP0884599A1 (en) * 1997-06-10 1998-12-16 Altera Corporation Programming mode selection with jtag circuits

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6293736A (ja) * 1985-10-19 1987-04-30 Ricoh Co Ltd 開発用半導体装置の製造方法
JPH01162971A (ja) * 1987-09-09 1989-06-27 Hitachi Ltd シングルチップマイクロコンピュータ
JPH0836504A (ja) * 1994-07-26 1996-02-06 Hitachi Ltd エミュレータ
JPH10320230A (ja) * 1997-05-21 1998-12-04 Fujitsu Ltd エミュレータ
EP0884599A1 (en) * 1997-06-10 1998-12-16 Altera Corporation Programming mode selection with jtag circuits

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1715426A2 (en) 2005-03-16 2006-10-25 Fujitsu Limited Speed converting apparatus with load controlling function and information processing system
US8812288B2 (en) 2005-03-16 2014-08-19 Fujitsu Limited Speed converting apparatus with load controlling function and information processing system
US8902694B2 (en) 2012-09-12 2014-12-02 International Business Machines Corporation Integrity check of measured signal trace data
US8913458B2 (en) 2012-09-12 2014-12-16 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Integrity check of measured signal trace data
CN109100579A (zh) * 2018-11-07 2018-12-28 国网河南省电力公司郑州供电公司 一种三相不平衡监测装置的高速数据采集系统及方法
CN109100579B (zh) * 2018-11-07 2024-01-05 国网河南省电力公司郑州供电公司 一种三相不平衡监测装置的高速数据采集系统及方法
CN111752798A (zh) * 2020-06-23 2020-10-09 深圳市得一微电子有限责任公司 一种固态存储设备空闲时稳定性分析数据收集方法
CN111752798B (zh) * 2020-06-23 2022-12-27 深圳市得一微电子有限责任公司 一种固态存储设备空闲时稳定性分析数据收集方法
JP2022036889A (ja) * 2020-08-31 2022-03-08 北京百度網訊科技有限公司 チップを検証する方法、装置、電子デバイス、コンピュータ可読記憶媒体及びコンピュータプログラム
JP7263427B2 (ja) 2020-08-31 2023-04-24 ベイジン バイドゥ ネットコム サイエンス テクノロジー カンパニー リミテッド チップを検証する方法、装置、電子デバイス、コンピュータ可読記憶媒体及びコンピュータプログラム

Also Published As

Publication number Publication date
TW515964B (en) 2003-01-01
JPWO2002063473A1 (ja) 2004-06-10

Similar Documents

Publication Publication Date Title
US6691301B2 (en) System, method and article of manufacture for signal constructs in a programming language capable of programming hardware architectures
US7124376B2 (en) Design tool for systems-on-a-chip
US20030033588A1 (en) System, method and article of manufacture for using a library map to create and maintain IP cores effectively
US20030046668A1 (en) System, method and article of manufacture for distributing IP cores
US20030028864A1 (en) System, method and article of manufacture for successive compilations using incomplete parameters
US20030105620A1 (en) System, method and article of manufacture for interface constructs in a programming language capable of programming hardware architetures
US20020199173A1 (en) System, method and article of manufacture for a debugger capable of operating across multiple threads and lock domains
US20030074177A1 (en) System, method and article of manufacture for a simulator plug-in for co-simulation purposes
US20030033594A1 (en) System, method and article of manufacture for parameterized expression libraries
US20030037321A1 (en) System, method and article of manufacture for extensions in a programming lanauage capable of programming hardware architectures
Eguro SIRC: An extensible reconfigurable computing communication API
US7072824B2 (en) Method and apparatus for emulating a processor
WO2002063473A1 (fr) Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation
US7711535B1 (en) Simulation of hardware and software
US6484281B1 (en) Software-based simulation system capable of simulating the combined functionality of a north bridge test module and a south bridge test module
Hiremath et al. Open-source Hardware: Different Approaches to Softcore implementation
Vahid What is hardware/software partitioning?
CN112329369B (zh) 一种在芯片仿真模型上进行软件调试的方法
US6226756B1 (en) Apparatus and method for providing a common system interface for processors
EP0378242B1 (en) Integrated circuit with a debug environment
Sjoholm et al. The need for Co-simulation in ASIC-verification
KR100200712B1 (ko) 노-타겟 시스템의 프로그램 디버깅 장치
Roop et al. A new reactive processor with architectural support for control dominated embedded systems
JP2001325319A (ja) リモートｉｐシミュレーション・モデリング
Amruth et al. Five Stage Pipelined MIPS Processor Verification Scoreboard Module using UVM

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002563350

Country of ref document: JP

122 Ep: pct application non-entry in european phase