JPWO2002063473A1 - データ処理システムの開発方法及び評価ボード - Google Patents

データ処理システムの開発方法及び評価ボード Download PDF

Info

Publication number
JPWO2002063473A1
JPWO2002063473A1 JP2002563350A JP2002563350A JPWO2002063473A1 JP WO2002063473 A1 JPWO2002063473 A1 JP WO2002063473A1 JP 2002563350 A JP2002563350 A JP 2002563350A JP 2002563350 A JP2002563350 A JP 2002563350A JP WO2002063473 A1 JPWO2002063473 A1 JP WO2002063473A1
Authority
JP
Japan
Prior art keywords
evaluation
user
logic device
data
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002563350A
Other languages
English (en)
Japanese (ja)
Inventor
竹山　寛
寛 竹山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Publication of JPWO2002063473A1 publication Critical patent/JPWO2002063473A1/ja
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP2002563350A 2001-02-02 2001-02-02 データ処理システムの開発方法及び評価ボード Withdrawn JPWO2002063473A1 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2001/000754 WO2002063473A1 (fr) 2001-02-02 2001-02-02 Procede de developpement d'un systeme de traitement de donnees et tableau d'evaluation

Publications (1)

Publication Number Publication Date
JPWO2002063473A1 true JPWO2002063473A1 (ja) 2004-06-10

Family

ID=11736986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002563350A Withdrawn JPWO2002063473A1 (ja) 2001-02-02 2001-02-02 データ処理システムの開発方法及び評価ボード

Country Status (3)

Country Link
JP (1) JPWO2002063473A1 (zh)
TW (1) TW515964B (zh)
WO (1) WO2002063473A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4264422B2 (ja) 2005-03-16 2009-05-20 富士通株式会社 負荷制御機能付き速度変換装置
JP5975811B2 (ja) 2012-09-12 2016-08-23 レノボ・エンタープライズ・ソリューションズ（シンガポール）プライベート・リミテッド 計測した信号トレースデータのインテグリティ・チェック
CN109100579B (zh) * 2018-11-07 2024-01-05 国网河南省电力公司郑州供电公司 一种三相不平衡监测装置的高速数据采集系统及方法
CN111752798B (zh) * 2020-06-23 2022-12-27 深圳市得一微电子有限责任公司 一种固态存储设备空闲时稳定性分析数据收集方法
CN112100954B (zh) * 2020-08-31 2024-07-09 北京百度网讯科技有限公司 验证芯片的方法、装置和计算机存储介质

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6293736A (ja) * 1985-10-19 1987-04-30 Ricoh Co Ltd 開発用半導体装置の製造方法
JPH01162971A (ja) * 1987-09-09 1989-06-27 Hitachi Ltd シングルチップマイクロコンピュータ
JPH0836504A (ja) * 1994-07-26 1996-02-06 Hitachi Ltd エミュレータ
JPH10320230A (ja) * 1997-05-21 1998-12-04 Fujitsu Ltd エミュレータ
US6314550B1 (en) * 1997-06-10 2001-11-06 Altera Corporation Cascaded programming with multiple-purpose pins

Also Published As

Publication number Publication date
TW515964B (en) 2003-01-01
WO2002063473A1 (fr) 2002-08-15

Similar Documents

Publication Publication Date Title
US6961872B2 (en) Microcomputer and debugging system
US7069526B2 (en) Hardware debugging in a hardware description language
US6931572B1 (en) Design instrumentation circuitry
US7072818B1 (en) Method and system for debugging an electronic system
US7065481B2 (en) Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
US6823497B2 (en) Method and user interface for debugging an electronic system
US7836416B2 (en) Hardware-based HDL code coverage and design analysis
US7240303B1 (en) Hardware/software co-debugging in a hardware description language
US8997034B2 (en) Emulation-based functional qualification
US7478346B2 (en) Debugging system for gate level IC designs
US20050010880A1 (en) Method and user interface for debugging an electronic system
JP2002526908A (ja) ブロックをベースとする設計方法
US7225416B1 (en) Methods and apparatus for automatic test component generation and inclusion into simulation testbench
JP2007172599A (ja) プログラム実行を追跡する方法及びシステム
CN116663462B (zh) 断言验证方法、断言验证平台、电子设备及可读存储介质
US6993733B2 (en) Apparatus and method for handling of multi-level circuit design data
JPWO2002063473A1 (ja) データ処理システムの開発方法及び評価ボード
JP4213306B2 (ja) 半導体試験用プログラムデバッグ装置
JP2002229814A (ja) デバッグ方法及び情報処理システム
JP2002229813A (ja) マイクロプロセッサ及びコンピュータ読み取り可能な記録媒体
Grosso et al. A software-based self-test methodology for system peripherals
Shen et al. A Universal-Verification-Methodology-Based Verification Strategy for High-Level Synthesis Design
Velguenkar The Design of a Debugger Unit for a RISC Processor Core
Jain et al. Methodological framework for automation of hardware software co-validation of an IP
Birkl et al. Design integration, DFT, and verification methodology for an MPEG 1/2 audio layer 3 (MP3) SoC device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20080513