WO2001011842A3 - Acs-einheit für einen viterbi-decodierer - Google Patents

Acs-einheit für einen viterbi-decodierer Download PDF

Info

Publication number
WO2001011842A3
WO2001011842A3 PCT/DE2000/002569 DE0002569W WO0111842A3 WO 2001011842 A3 WO2001011842 A3 WO 2001011842A3 DE 0002569 W DE0002569 W DE 0002569W WO 0111842 A3 WO0111842 A3 WO 0111842A3
Authority
WO
WIPO (PCT)
Prior art keywords
acs unit
viterbi decoder
states
differences
time step
Prior art date
Application number
PCT/DE2000/002569
Other languages
English (en)
French (fr)
Other versions
WO2001011842A2 (de
Inventor
Mario Traeber
Original Assignee
Infineon Technologies Ag
Mario Traeber
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag, Mario Traeber filed Critical Infineon Technologies Ag
Priority to KR1020027001760A priority Critical patent/KR20020027535A/ko
Priority to US10/048,508 priority patent/US6813744B1/en
Priority to EP00958204A priority patent/EP1203474A2/de
Priority to JP2001515596A priority patent/JP3607894B2/ja
Publication of WO2001011842A2 publication Critical patent/WO2001011842A2/de
Publication of WO2001011842A3 publication Critical patent/WO2001011842A3/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)

Abstract

Es wird eine ACS-Einheit für einen Viterbi-Decodierer vorgeschlagen, welche zur Ermittlung der Pfadmetriken zweier Zustände eines Zeitschrittes eines Trellis-Diagramms die Differenz (Η) der Pfadmetriken der mit diesen beiden Zuständen in Form einer Butterfly-Struktur über Zweige verbundenen beiden Zuständen (19, 20) des vorhergehenden Zeitschrittes des Trellis-Diagramms mit der Differenz (Μ der entsprechenden Zweigmetriken vergleicht. Eine Vereinfachung der Struktur der ACS-Einheit wird dadurch erzielt, daß zusätzlich die Vorzeichen (sg(Η), sg(Μ)) der beiden Differenzen ausgewertet werden.
PCT/DE2000/002569 1999-08-09 2000-08-02 Acs-einheit für einen viterbi-decodierer WO2001011842A2 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020027001760A KR20020027535A (ko) 1999-08-09 2000-08-02 비터비 복호기용 에이시에스 유니트
US10/048,508 US6813744B1 (en) 1999-08-09 2000-08-02 ACS unit for a viterbi decoder
EP00958204A EP1203474A2 (de) 1999-08-09 2000-08-02 Acs-einheit für einen viterbi-decodierer
JP2001515596A JP3607894B2 (ja) 1999-08-09 2000-08-02 ヴィテルビデコーダのためのａｃｓユニット

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19937506A DE19937506A1 (de) 1999-08-09 1999-08-09 ACS-Einheit für einen Viterbi-Decodierer
DE19937506.2 1999-08-09

Publications (2)

Publication Number Publication Date
WO2001011842A2 WO2001011842A2 (de) 2001-02-15
WO2001011842A3 true WO2001011842A3 (de) 2001-08-16

Family

ID=7917706

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2000/002569 WO2001011842A2 (de) 1999-08-09 2000-08-02 Acs-einheit für einen viterbi-decodierer

Country Status (7)

Country Link
US (1) US6813744B1 (de)
EP (1) EP1203474A2 (de)
JP (1) JP3607894B2 (de)
KR (1) KR20020027535A (de)
CN (1) CN1190902C (de)
DE (1) DE19937506A1 (de)
WO (1) WO2001011842A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7830630B2 (en) * 2001-06-28 2010-11-09 Stmicroelectronics, Inc. Circuit and method for detecting the phase of a servo signal
KR20030005768A (ko) * 2001-07-10 2003-01-23 삼성전자 주식회사 비터비 디코더의 상태 메트릭 연산 장치
US7558343B2 (en) * 2001-11-21 2009-07-07 Siemens Aktiengesellschaft Tap-selectable viterbi equalizer
US7043682B1 (en) * 2002-02-05 2006-05-09 Arc International Method and apparatus for implementing decode operations in a data processor
US6928605B2 (en) * 2002-03-29 2005-08-09 Intel Corporation Add-compare-select accelerator using pre-compare-select-add operation
US20040003340A1 (en) * 2002-06-26 2004-01-01 3Dsp Corporation Modulo arithmetic overflow control for viterbi decoder
GB2395404A (en) * 2002-11-07 2004-05-19 Ttpcomm Ltd Format detection
GB2401290B (en) * 2003-04-29 2007-02-28 Ubinetics Ltd Decoders
DE10338050B9 (de) * 2003-08-19 2008-11-27 Infineon Technologies Ag Verfahren zur Entzerrung eines Datensignals unter Berücksichtigung von Störkanälen
US7613990B1 (en) * 2003-11-18 2009-11-03 Xilinx, Inc. Method and system for a multi-channel add-compare-select unit
US7117426B2 (en) * 2003-12-01 2006-10-03 Mediatek Inc. Branch metric computation and add-compare-select operation in viterbi decoders
WO2005112275A1 (ja) * 2004-05-14 2005-11-24 Matsushita Electric Industrial Co., Ltd. Ａｃｓ回路
US7434148B2 (en) * 2004-12-30 2008-10-07 Freescale Semiconductor, Inc. Track buffer in a parallel decoder
US7861147B2 (en) * 2006-12-08 2010-12-28 Via Technologies, Inc. ACS unit and method thereof
US20080152044A1 (en) * 2006-12-20 2008-06-26 Media Tek Inc. Veterbi decoding method for convolutionally encoded signal
US7895507B1 (en) * 2007-02-16 2011-02-22 Xilinx, Inc. Add-compare-select structures using 6-input lookup table architectures
EP2679302A1 (de) 2012-06-28 2014-01-01 Zentrum für biomedizinische Technologie der Donau- Universität Krems Selektives Sorptionsmittel für die extrakorporale Blutreinigung

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5781569A (en) * 1996-10-28 1998-07-14 Lsi Logic Corporation Differential trellis decoding for convolutional codes
US5815515A (en) * 1996-03-28 1998-09-29 Lsi Logic Corporation Edge metric calculation method and apparatus using permutations

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE6922701U (de) * 1969-06-04 1970-02-26 Miele & Cie Waschmitteleinspuelvorrichtung mit deckel
DE3725655A1 (de) * 1987-08-03 1989-02-16 Ant Nachrichtentech Verfahren zum auswerten von zweig- und pfadmetriken sowie anordnung
JP2594683B2 (ja) 1990-05-18 1997-03-26 三菱電機株式会社 ヴィタビ・デコーダ
JP3120511B2 (ja) 1991-11-21 2000-12-25 ソニー株式会社 ビタビ復号装置
JPH06303153A (ja) 1993-04-14 1994-10-28 Toshiba Corp ビタビ復号器
EP0771080B1 (de) * 1995-10-25 1999-01-13 Nec Corporation Maximalwahrscheinlichkeitsdekodierung mit weichen Entscheidungen
KR100195745B1 (ko) * 1996-08-23 1999-06-15 전주범 비터비 복호화기의 가산 비교 선택 장치
JPH10107651A (ja) 1996-09-27 1998-04-24 Nec Corp ビタビ復号装置
JPH10150370A (ja) 1996-11-19 1998-06-02 Sony Corp ビタビ復号器およびビタビ復号方法
JP3242059B2 (ja) * 1997-06-04 2001-12-25 沖電気工業株式会社 ビタビ復号器
US6070263A (en) * 1998-04-20 2000-05-30 Motorola, Inc. Circuit for use in a Viterbi decoder

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5815515A (en) * 1996-03-28 1998-09-29 Lsi Logic Corporation Edge metric calculation method and apparatus using permutations
US5781569A (en) * 1996-10-28 1998-07-14 Lsi Logic Corporation Differential trellis decoding for convolutional codes

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PAGE K ET AL: "IMPROVED ARCHITECTURES FOR THE ADD-COMPARE-SELECT OPERATION IN LONGCONSTRAINT LENGTH VITERBI DECODING", IEEE JOURNAL OF SOLID-STATE CIRCUITS,IEEE INC. NEW YORK,US, vol. 33, no. 1, 1998, pages 151 - 155, XP000766629, ISSN: 0018-9200 *

Also Published As

Publication number Publication date
EP1203474A2 (de) 2002-05-08
CN1190902C (zh) 2005-02-23
DE19937506A1 (de) 2001-04-19
KR20020027535A (ko) 2002-04-13
US6813744B1 (en) 2004-11-02
CN1369140A (zh) 2002-09-11
JP3607894B2 (ja) 2005-01-05
WO2001011842A2 (de) 2001-02-15
JP2003506969A (ja) 2003-02-18

Similar Documents

Publication Publication Date Title
WO2001011842A3 (de) Acs-einheit für einen viterbi-decodierer
DE60043863D1 (de) Decoder für einen konkatinierten Faltungscode
EP1102408A3 (de) Viterbi Dekoder
IL122526A0 (en) An optimal soft-output decoder for tail-biting trellis codes
EP0963048A3 (de) Maximale logarithmische a-posteriori-wahrscheinlichkeitsdekodierung und entsprechende turbodekodierung
ATE300254T1 (de) Herstellungsverfahren für abzweigenden stent mit verbesserter nebenöffnung
CA2111544A1 (en) Circular Viterbi Decoder
ZA973217B (en) Parallel concatenated tail-biting convolutional code and decoder therefor.
WO2003003586A3 (en) Turbo decoder with multiple scale selections
BR0009443A (pt) Decodificador map altamente paralelo
DE60233236D1 (de) Pipeline-architektur für maximum-a-posteriori-(map-) decodierer
ZA979958B (en) Soft decision output decoder for decoding convolutionally encoded codewords.
WO2007127941A3 (en) Radix-4 viterbi decoding
DE59609505D1 (de) Lochscheibe, inbesondere für einspritzventile
DE69633893D1 (de) Trellisumwandler für Trellisdekoder
ATE340919T1 (de) Fingerförmiges klappenventil
DE69924734D1 (de) Sonnendachkonstruktion für fahrzeuge, sowie fahrzeuge mit sonnendachkonstruktion
CA2550761A1 (en) Puncturing of convolutional codes
SG80035A1 (en) Viterbi decoding of punctured convolutional codes without real-time branch metric computation
WO2006116066A3 (en) Method for decoding tail-biting convolutional codes
ITRM20010556A1 (it) Decodificatore per decodificare i comandi di commutazione a modo di test di circuiti integrati.
FR2716588B1 (fr) Système de codage convolutionnel et de décodage de viterbi transparent aux sauts de phase de pi et pi/2, applicable notamment aux transmissions AMRT.
ATE508534T1 (de) Metrikberechnung für die map-dekodierung unter verwendung der butterfly-struktur des trellis
WO2007059489A3 (en) Cascaded radix architecture for high-speed viterbi decoder
EP0233788A3 (de) Viterbi-Dekoder und Verfahren

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 008115397

Country of ref document: CN

Ref document number: 1020027001760

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020027001760

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 10048508

Country of ref document: US

WWW Wipo information: withdrawn in national office

Ref document number: 1020027001760

Country of ref document: KR

WWR Wipo information: refused in national office

Ref document number: 1020027001760

Country of ref document: KR