WO2000016400A8 - Application de ceramiques de protection - Google Patents

Application de ceramiques de protection

Info

Publication number
WO2000016400A8
WO2000016400A8 PCT/CN1999/000147 CN9900147W WO0016400A8 WO 2000016400 A8 WO2000016400 A8 WO 2000016400A8 CN 9900147 W CN9900147 W CN 9900147W WO 0016400 A8 WO0016400 A8 WO 0016400A8
Authority
WO
WIPO (PCT)
Prior art keywords
protective
ceramics
applications
pilling
ratio
Prior art date
Application number
PCT/CN1999/000147
Other languages
English (en)
Chinese (zh)
Other versions
WO2000016400A1 (fr
Inventor
Guobiao Zhang
Original Assignee
Guobiao Zhang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guobiao Zhang filed Critical Guobiao Zhang
Priority to AU57258/99A priority Critical patent/AU5725899A/en
Publication of WO2000016400A1 publication Critical patent/WO2000016400A1/fr
Publication of WO2000016400A8 publication Critical patent/WO2000016400A8/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Inorganic Compounds Of Heavy Metals (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)

Abstract

Cette invention a trait à l'application de matériaux céramique de protection sur des circuits intégrés. La mise en place d'une céramique de protection, capable de recouvrir densément une surface métallique et, de plus, exempte de défauts, a un effet bénéfique s'agissant de prédiffusés programmables (FPGA), de mémoires mortes programmables (PROM), de mémoires vives dynamiques (D-RAM) et de circuits supraconducteurs. Le rapport volume céramique / volume métal (Pilling Bedworth) est un bon indicateur de la nature protectrice d'un matériau isolant. Il est souhaitable que ce rapport soit supérieur à 1 et, de préférence, inférieur à 2. Il est possible d'employer plusieurs couches de céramique pour réduire encore la densité des imperfections et améliorer le rendement.
PCT/CN1999/000147 1998-09-16 1999-09-15 Application de ceramiques de protection WO2000016400A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU57258/99A AU5725899A (en) 1998-09-16 1999-09-15 Applications of protective ceramics

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN98119257.2 1998-09-16
CN98119257A CN1087871C (zh) 1998-09-16 1998-09-16 集成电路中的似电容元件

Publications (2)

Publication Number Publication Date
WO2000016400A1 WO2000016400A1 (fr) 2000-03-23
WO2000016400A8 true WO2000016400A8 (fr) 2000-07-27

Family

ID=5226312

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN1999/000147 WO2000016400A1 (fr) 1998-09-16 1999-09-15 Application de ceramiques de protection

Country Status (3)

Country Link
CN (1) CN1087871C (fr)
AU (1) AU5725899A (fr)
WO (1) WO2000016400A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100818058B1 (ko) * 2002-06-28 2008-03-31 매그나칩 반도체 유한회사 엠아이엠 캐패시터 형성방법

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5070384A (en) * 1990-04-12 1991-12-03 Actel Corporation Electrically programmable antifuse element incorporating a dielectric and amorphous silicon interlayer
US5521423A (en) * 1993-04-19 1996-05-28 Kawasaki Steel Corporation Dielectric structure for anti-fuse programming element
US5439840A (en) * 1993-08-02 1995-08-08 Motorola, Inc. Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric
US5463244A (en) * 1994-05-26 1995-10-31 Symetrix Corporation Antifuse programmable element using ferroelectric material
JPH09246094A (ja) * 1996-03-11 1997-09-19 Murata Mfg Co Ltd トリマブル積層セラミックコンデンサ
US5838530A (en) * 1996-07-22 1998-11-17 Zhang; Guobiao Applications of protective ceramics

Also Published As

Publication number Publication date
AU5725899A (en) 2000-04-03
WO2000016400A1 (fr) 2000-03-23
CN1087871C (zh) 2002-07-17
CN1211083A (zh) 1999-03-17

Similar Documents

Publication Publication Date Title
EP0100232B1 (fr) Substrat pour appareil à semi-conducteurs
ATE320915T1 (de) Oberflächenbehandeltes, elektrisch leitfähiges metallteil und verfahren zur herstellung desselben
WO2002041378A3 (fr) Structure semi-conductrice et son procede de fabrication
EP2270845A3 (fr) Circuits intégrés et leurs procédés de fabrication
WO2002054495A3 (fr) Nitrures d'oxyde metallique presentant un courant de fuite limite
CA2166014A1 (fr) Circuits supraconducteurs haute puissance et procede de fabrication
EP2495732A3 (fr) Fines particules conductrices, procédé de placage de particules fines et structure de substrat
EP1167559A4 (fr) Materiau composite et son utilisation
MY124934A (en) Dielectric ceramic composition and ceramic capacitor
WO2003001594A3 (fr) Module haute tension et son procede de production
MY118958A (en) Method of manufacturing electronic components
KR920018848A (ko) 반도체 장치 제조방법
WO2002054484A3 (fr) Couche d'arret de diffusion d'ions metalliques
TW369718B (en) Semiconductor integrated circuit apparatus producing method
NO20021054D0 (no) Fremgangsmåte for fremstilling av et porselen, porselen og keramisk isolator som består av porselenet
WO2000016400A8 (fr) Application de ceramiques de protection
KR890017201A (ko) 질화알루미늄소결체와 그것을 사용한 회로기판 및 반도체패키지
JPS6427244A (en) Wiring construction of integrated circuit
JPS60500773A (ja) 溶融塩電解用陽極アセンブリ
JPH01167291A (ja) セラミック用メタライズ組成物
Flavell et al. Preparation of Bi4 (Sr, Ca) 6Cu4O16+ x surfaces for photoemission studies by in situ oxygen annealing
EP1298111A4 (fr) Article poreux au nitrure de silicium et procede de fabrication
FI902074A0 (fi) Dielektrinen keraaminen seos käytettäväksi valmistettaessa elektronisia laitteita
JPS5530815A (en) Semiconductor containing vessel
CA2432174A1 (fr) Transformateur quart d'onde a haute efficacite

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: C1

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C1

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WR Later publication of a revised version of an international search report
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct app. not ent. europ. phase