WO1999059298A2 - Procedes et appareils permettant la synchronisation dans un reseau de telecommunication - Google Patents

Procedes et appareils permettant la synchronisation dans un reseau de telecommunication Download PDF

Info

Publication number
WO1999059298A2
WO1999059298A2 PCT/SE1999/000811 SE9900811W WO9959298A2 WO 1999059298 A2 WO1999059298 A2 WO 1999059298A2 SE 9900811 W SE9900811 W SE 9900811W WO 9959298 A2 WO9959298 A2 WO 9959298A2
Authority
WO
WIPO (PCT)
Prior art keywords
bitstream
frame
frame synchronization
node
network
Prior art date
Application number
PCT/SE1999/000811
Other languages
English (en)
Other versions
WO1999059298A3 (fr
Inventor
Christer Bohm
Magnus Danielson
Bengt J. Olsson
Original Assignee
Net Insight Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Net Insight Ab filed Critical Net Insight Ab
Priority to AU45395/99A priority Critical patent/AU4539599A/en
Priority to JP2000549003A priority patent/JP2002515690A/ja
Priority to EP99928297A priority patent/EP1082842A2/fr
Publication of WO1999059298A2 publication Critical patent/WO1999059298A2/fr
Publication of WO1999059298A3 publication Critical patent/WO1999059298A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0647—Synchronisation among TDM nodes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0652—Synchronisation among time division multiple access [TDMA] nodes, e.g. time triggered protocol [TTP]

Definitions

  • the present invention refers to methods and apparatuses for providing synchronization in communication networks wherein data are transferred on bitstreams that are divided into recurrent frames.
  • DTM Dynamic synchronous Transfer Mode
  • a head-end node arranged at an uppermost upstream location on the bitstream is provided to write, i.e. transmit, a regularly recurrent frame synchronization signal into one or more time slots on the bit-stream, thereby defining frames of said bitstream and thus establishing frame synchronization for downstream located nodes to synchronize their operations to.
  • a network comprising several links or bitstreams
  • these are connected using so called switch nodes.
  • the frame rate of the different network bitstreams need to be synchronized in order to avoid problems such as loss of data (also known in the art as "slip") .
  • This is generally provided by a synchronization scheme that ensures the same frame repetition frequency on all communication bitstreams in the network.
  • Such a synchronization arrangement may for example be a hier- archical synchronization structure of the kind described in EP 522 607 Al, wherein frame synchronization is propagated from one single master clock node to all downstream nodes in a tree-like fashion using the network as such for propagating the frame synchronization signal.
  • An object of the invention is therefore to provide simple scheme for achieving network synchronization which allows greater freedom as to the construction, build up and configuration of the network, as well as to network management during link failures, re-establishment of link synchronization, and the like.
  • a recurrent frame synchronization signal on a bitstream of said network is detected at a node of the network.
  • Information relating to the frame synchronization situation caused by the detected recurrent frame synchronization signal is then generated.
  • This information is then transmitted to a frame synchronization providing node of said network, said information preferably being used at said frame synchronization providing node for affecting the provi- sion of said recurrent frame synchronization signal based thereupon.
  • the invention provides for a node connected to a bitstream of the network to send feedback informa- tion related to the frame synchronization situation, typically at the location of the node, to a frame synchronization providing node that controls, directly or indirectly (via one or more intermediate nodes) , the provision of frame synchronization on said bitstream.
  • said frame synchronization providing node will be a so-called head-end node of a bitstream.
  • the invention provides for a node, which is arranged to establish frame synchronization on a bitstream by transmitting frame synchronization informa- tion thereto, to control the establishment of frame synchronization on said bitstream, either directly or indirectly (via an intermediate trigger node) , based upon frame synchronization information provided by, or via, one or more nodes typically connected to said network at a location downstream with respect to said trigger node.
  • a node connected to a bitstream at a location downstream with respect to the frame synchronization providing node such as a head-end node
  • An advantage of the invention is that it allows for greater freedom when designing the network configuration by providing a mechanism which advantageously makes it possible to circumvent or at least lighten the prior art requirement of a strict hierarchical top-down synchronization control and distribution scheme.
  • a frame drift between said first and said second bitstream is determined, wherein the features of said frame drift is used to define said information relating to the frame synchronization established by said recurrent frame synchronization information.
  • This information is then preferably used at the frame synchronization providing node for controlling the transmission of said recurrent frame synchronization information based thereupon with the aim of eliminating said frame drift.
  • the invention very advantageously makes it possibly to interconnect two or more network sections, wherein each network section has its frame synchronization provided by its own head-end node, said head-end nodes being independent of each other either because it has been so configured at network set-up, or as a result of a link of node failure that has eliminated a previously prevailing master-slave relationship between the two.
  • this aspect of the invention in a fundamental way provides for greater freedom as to the construction, build up and configuration of the network, as well as to network management during link failures, re-establishment of link synchronization, and the like.
  • said information relating to the frame synchronization situation are transmitted to said at least one frame synchronization providing node of said network using one or more time slots of one or more bitstreams of said network.
  • a communication system being external to said network may also be used to transmit said data
  • the alternative of using the network itself for this transmission provides a simple and preferred channel of communication.
  • controlling of the transmission of said recurrent frame synchronization information preferably comprises controlling the size of one or more frames of a bitstream of said network.
  • the size of one or more frames is preferably controlled by adjusting the number of slots or bits provided within one or more frames, for example the number of fill slots, also called guard band slots, provided to said one of more frames.
  • the frame size could also be controlled by controlling the bit rate used within said one or more frames, for example by controlling a bit clock or counter used at the synchronization providing node.
  • said data may also be used to inform a head-end node of one of the bitstreams in case of a link failure, or the like, with respect to the other bitstream.
  • the features of the invention are readily realized using conventional electronic circuitry and/or network software tools .
  • the invention is advantageously used in DTM networks.
  • DTM the requirements on network synchronization are such that an input and an output bitstream may be arbitrarily located in phase with respect to each other as long as there is no persistent phase drift between the two.
  • frame synchronization is provided in a tree-like, top-down manner.
  • the time slots of each frame are furthermore divided into two groups, control slots and data slots, and wherein each node typically has access to at least one control slot and a number of data slots within each frame, said number of data slots being dynamically adjustable based upon the bandwidth requested by the end users being served by the respective node.
  • the frame synchronization signal is then typically transmitted as such a time slot to mark the start of each frame.
  • said recurrent frame synchronization signal may be provided in many different forms.
  • the recurrent frame synchronization signal is provided in the form of a regularly recurring frame synchronization time slot, said time slot as such, i.e. by its mere location in the bitstream, defining each frame of a bitstream, for example by being located at the start of each frame.
  • said recurrent frame synchronization information does not need to define the frame location by the its mere location in the bitstream. Instead, its the content or "message" of the information that provides data as to the timing of one or more frames of the bitstream, for example providing data as to where (or rather when) each of the next ten frames starts and/or ends.
  • FIG. 1-4 schematically show bitstreams of a communication network operating according to embodiments of the invention
  • Fig. 5 schematically shows the configuration of a bitstream of the kind shown in Figs. 1 to 4;
  • Figs. 6a and 6b schematically illustrate frame synchronization situations with respect to a first and a second bitstream
  • Fig. 7 schematically shows a network node according to an embodiment of the invention.
  • the configuration of a simple network 10a operating according to an embodiment of the invention will now be described with reference to Fig. 1.
  • the network 10a in Fig. 1 comprises two separate bitstreams Bl and B2 propagating in the directions indicated by arrows in Fig. 1 and hence transferring data in opposite directions between nodes 12-18 of the network.
  • the nodes typically provide network access to end users connected to the respective node.
  • the uppermost provided node 12 On bitstream Bl, the uppermost provided node 12 is head-end node and is thus arranged to define frame synchronization by transmitting a regularly recurrent frame synchronization signal, referred to below as frame start signal, and a regularly recurrent guard pattern on bit- stream Bl, indicating the start and end, respectively, of each frame, as is described more in detail below with reference to Fig. 5.
  • the uppermost provided node 18 is head-end node and is thus arranged to provide frame synchronization by transmitting corresponding frame start signals and guard patterns on bitstream B2.
  • node 12 acts as a so-called synchronization master node, referred to below as "master node”
  • the node 18 acts as a so-called synchronization slave node, referred to below as “slave node”.
  • the intermediate nodes 14 and 16 are arranged to synchronizes their bitstream access operations according to the frame start signal provided on bitstream Bl when transmitting data to or receiving data from bitstream Bl, and according to the frame start signal provided on bit- stream B2 when transmitting data to or receiving data from bitstream B2.
  • node 16 is arranged to use, e.g., one time slot per frame on bitstream B2 to transmit information, relating to the timing of the reception of the frame start signal on bitstream Bl, to the master node 12. This information is then received by the master node 12 and used at the master node 12 as a basis for determining how to control the provision of the frame start signal on bitstream Bl .
  • the master node 12 may decide to increase the number of time slots included in the guard band in each frame on bitstream Bl, thereby increasing the length of each frame on bitstream Bl (and consequently on bitstream B2 due to the master slave relationship between the master node 12 and the slave node 18).
  • node 16 may suggest an increase or decrease in the frame rate. For example, data congestion in the operation of the end users served by the node 16, or rate changes in another network also connected to the node 16.
  • the node 16 may act as the "true" master node of the network, repeatedly instructing the master node 12 on how to increase or decrease the bitstream frame rate.
  • the configuration of another network 10b operating according to the invention will now be described with reference to Fig. 2.
  • the network 10b is an expansion of the network 10a in Fig. 1, and further description of those features already described with reference to Fig. 1 is therefore omitted.
  • the network 10b comprises, in addition to those elements already described above, two bitstreams B3 and B4 propagating in directions indicated by corresponding arrows and hence transferring data in opposite directions between nodes 16, 20, 22, 24, and 26 of the network.
  • bitstream B3 On bitstream B3, the uppermost provided node 16 is head-end node and thus arranged to provide frame synchronization by transmitting frame start signals and guard patterns on bitstream B3. Similarly, on bitstream B4, the upstream provided node 26 is arranged to provide frame synchronization by transmitting frame start signals and guard patterns thereto.
  • node 16 in similar to node 18, acts as a synchronization slave node in relation to the master node 12.
  • node 26 will act as a slave node to the slave node 16, i.e. the provision of the frame start signal on bitstream B4 will be governed by the provision of the frame start signal on bitstream B3, which in turn will be governed by the provision of the frame start signal on bitstream Bl .
  • the provision of the frame start signal on bitstream B4 will be governed by the provision of the frame start signal on bitstream B3, which in turn will be governed by the provision of the frame start signal on bitstream Bl .
  • the node 16 is still arranged to use, e.g., one time slot per frame on bitstream B2 to transmit information, relating to the frame synchronization situation on bitstreams B3 and B4, typically in relation to the frame rate synchronization situation on bitstreams Bl and B2, to the master node 12.
  • This information is then received by the master node 12 and used at the master node 12 as a basis for determining how to control the provision of the trigger pattern on bitstream Bl, in similar to what has already been described with reference to Fig. 1.
  • the master node 12 may decide to increase the number of time slots included in the guard band in each frame on bitstream Bl, thereby increasing the length of each frame and thus decreasing the network frame rate.
  • the configuration of network 10c operating according to an embodiment of the invention will now be described with reference to Fig. 3.
  • the network 10c is an expansion of the network 10b in Fig. 2, and further description of those features already described with reference to Fig. 2 is therefore omitted.
  • the network 10c comprises, in addition to those parts already described above, two bitstreams B5 and B6 propagating in directions indicated by corresponding arrows and hence transferring data in opposite directions between nodes 24, 30, 32, and 34.
  • node 34 is configured to act as a synchronization master node on bitstream B5.
  • node 34 is arranged to transmit the frame start signal on bitstream B5 based a clock feature that is not directly governed by a signal that has been propagated from the master node 12, such as a clock feature provided locally at node 34.
  • the switch node 24 is arranged to detect the frame start signal provided on bitstream B3, as well as the frame start signal provided on bitstream B5, and to determine the occurrence of any frame drift between the two.
  • the switch node 24 will use, e.g., one time slot per frame on bitstream B6 to transmit information stating, e.g., the polarity and magnitude of any occurring frame drift to the node 34. This information is then received at node 34 as a basis for determining how to control the provision of the frame start signal on bitstream B5 in order to ensure frame synchronization consistency over the network, more specifically at the location of the switch node 24.
  • a frame rate generated locally at the master node 12 differs somewhat compared to the frame rate generated locally at the node 34, this difference is compensated for by, e.g., the increasing or decreasing of the frame length on bitstream B5, for example as achieved by the increasing or decreasing of the number of guard band time slots provided by the master node 34 to each frame of the bitstream B5 or by the adjustment of a phase locked loop controlling the operation within the node 34.
  • the frame drift information could just as well be transmitted from the switch node 24 to the master node 12, said master node 12 then taking care of the frame drift problem and letting the node 34 continue its operation unaffected.
  • the network lOd in Fig. 4 comprises a first bitstream B9 interconnecting nodes 61, 63, 64, and 51, as well as a second bitstream BIO interconnecting nodes 61, 62, and 52, node 61 being the head-end node of both bitstreams.
  • the network lOd comprises a bitstream RIO interconnecting nodes 51-56 in a single ring fashion, node 51 forming both head-end and terminating-end of the bitstream.
  • node 61 is configured to act as synchronization master node for the entire network.
  • Node 61 will consequently define and provide the frame start signal on bitstreams B9 and BIO.
  • Node 51 while being the head-end node on the single ring bitstream RIO, will be configured to provide the frame start signal on bitstream RIO as synchronized in accordance with the frame start signal received on bitstream B9 from the master node 61.
  • bitstream B9 If a link or node failure were to occur on bitstream B9 in this situation, network synchronization would have to be propagated to the single ring bitstream RIO via bitstream BIO instead of via the malfunctioning bitstream B9. This would conventionally have meant that node 52 would have had to take over the role as head-end node on bitstream RIO. This would very likely in turn have implied exposing all nodes attached to the bitstream RIO to a disadvantageous phase shift caused by the change of head-end, possibly resulting in loss of data.
  • node 51 may continue to operate as head-end node during said link or node failure, while simply receiving messages from node 52 pertaining to any occurring phase drift between frames provided by node 51 on bitstream RIO and frames provided by node 61 on bitstream BIO. Consequently no changing of head-end and resulting phase shifts is necessary.
  • the structure of a bitstream of the kind transferred on the bitstreams shown in Figs. 1-4 will now be described with reference to Fig. 5.
  • each bitstream is divided into regularly recurrent cycles or frames having an essentially fixed length, for example 125 ⁇ s .
  • Each frame is in turn divided into fixed size, e.g. 64-bit, time slots. The number of time slots within a frame depends on the network's bit rate.
  • the start of each frame is defined by one or more frame synchronization slots FS transferring the frame start signal that is used to synchronize the operation of each node in relation to each frame. Also, to make sure that the number of slots in one frame will not overlap a following frame, a guard pattern G, comprising on or more "fill" slots, is added after the last payload data slot at the end of each frame.
  • the remaining time slots are in general divided into two groups, control slots and data slots.
  • the control slots are used for control signaling between nodes of the network, i.e. for carrying messages between nodes for the internal operation of the network, such as for channel establishment, slot allocation, and the like.
  • the data slots are used for the transfer of user data (payload data) between end users connected to said nodes.
  • Each node will typically have access to at least one control slot and to a dynamic number of data slots within each frame of on the bitstream that is accessed by said node.
  • Each node uses its control slot to communicate with other nodes within the network.
  • the number of data slots allocated to each node may for example depend upon the transfer capacity requested by the end users served by the respective node. If the end users of a certain node require a large transfer capacity, the node will allocate more data slots for that purpose. On the other hand, if the end users of a certain node merely require a small transfer capacity, the node may limit its number of allocated data slots.
  • the allocation of control slots and data slots to different nodes may by dynamically adjusted as the network load changes.
  • Figs. 6a and 6b schematically illustrates frame synchronization situations at a switch node, in this case the switch node 24 in Fig. 3, operating in relation to the two schematically shown bitstreams B3 and B5.
  • each one of the bitstream comprises a stream of time slots, and each frame is defined by a frame start signal comprising one time slot (marked as a black filled square in the figures) .
  • one or more guard band time slots illustrated as hatched squares, are provided at the end of each frame.
  • time slot number 356 is received by node 24 on bitstream B5.
  • bitstream B3 As the next frame start signal is detected on bitstream B3, time slot number 357 is received on bitstream B5, and so on.
  • the node 24 determines that the frame length on bitstream B3 is longer than the frame length on bitstream B5 and that the frame drift is approximately one time slot per frame.
  • Information as to this frame drift situation is then in according to the invention transmitted, in a time slot on bitstream B6 in Fig. 3 or 4, to node 34 that controls the frame rate on bitstream B5. Based upon this information, the node 34 will add extra guard band time slots to each frame of bitstream B5 (as illustrated by the extra guard band time slot per frame of bitstream B5 in Fig. 6b), thus eliminating the frame drift.
  • the same time slot number 360 is received by the node 24 on bitstream B5.
  • the node 24 thus determines that there is no frame drift at the moment and preferably transmits this information to the master node.
  • the configuration of the bit- streams shown in Fig. 5, 6a and 6b for example, the number of time slots included in the synchronization patterns and the guard patterns, is merely meant to be illustrative.
  • the size of the frame drift compared to the frame length is very exaggerated and the actual number of time slots within each frame is normally far greater than the one shown.
  • the synchronization pattern need not be a single contiguous set of time slots provided at the start of each frame, but may very well be provided in other forms and configurations.
  • the node 100 which in this example is assumed to be the switch node 24 of Fig. 3, is connected to the bitstreams B3, B4 (not shown) , B5 (not shown) and B6, and comprises a first bitstream access unit 102, a bit clock retrieving circuit 104, an input demultiplexer 106, an input time slot counter 108, a frame start detector 110, a second bitstream access unit 112, a switching circuit 114, and a message generator 118.
  • data such as frame start signals, control data for network signaling, user data, guard band fill slots, and the like, are received in time slots from bitstream B3 via the bitstream access unit 102 and are supplied to the bit clock retrieving circuit 104 and the input demultiplexer 106.
  • the bit clock retrieving circuit 104 locks the bit clock of the node to the clock rate received on bitstream B3, so that at least the input port components of the node will operate at a clock frequency corresponding to the one received on the bitstream B3.
  • the bit clock retrieving circuit 104 provides the derived clock frequency to, among others, the input time slot counter 108. Based upon the clock frequency derived by the bit clock retrieving circuit 104, the input time slot counter 108 will count time slot positions (each time slot comprising, e.g., 64 bits), typically starting from zero to the number of time slots contained in frame.
  • the clock signal 109 from the input time slot counter 108 is provided to, among others, the input demultiplexer 106 and the frame start detector 110. Based upon the clock signal 109, the input demultiplexer 106 will demultiplex the input bitstream bits into 64-bit time slot data groups that are sequentially provided to, the frame start detector 110 and the switching circuit 114
  • the function of the frame start detector 110 is to detect the frame start signal from bitstream B3 and to reset the input time slot counter 108 based thereupon. Consequently, when detecting the frame start signal in the data provided by the demultiplexer 106, it will output a reset signal 116 to the input time slot counter 108. Furthermore, this reset signal is also provided to the message generator 118. In addition to the reset signal 116 from the frame start detector 110, the message generator 118 receives a similar reset signal 122 from a corresponding set of units (not shown) arranged within said node for providing access to bitstream B5. The reset signal 122 will thus provide information as to the reception of a frame start signal on bitstream B5.
  • the message generator 118 continuously compares the timings of the reception of the reset signal 116 from the detector 110 and the timings of the reception of the reset 122 signal. As an output, the message generator 120 generates time slot data that provide information as the occurrence of any frame drift between the frame start signals of bitstream B3 and B5
  • This data is then transmitted, using the bitstream access unit 112, to a synchronization providing node typically attached to the bitstream B6.
  • bitstream access unit 112 will generate a frame start signal to be provided to bitstream B6 either using the reset signal from the detector 110 or using a locally generated clock signal (not shown) as reference.
  • the bitstream access unit 112 may use the reset signal 116 as a reference when acting as an intermediate node or as a synchronization slave node, but may use a locally generated clock signal (not shown) as a reference when acting as a synchronization master node.
  • bitstream access unit 112 is provided to receive data relating to frame drift or the like from bitstream B3 via the input demultiplexer 106. Hence, the bitstream access unit 112 is then provided to adjust the transmission of the frame start signal on bitstream B6 in consideration of any frame drift data received from bitstream B3.
  • the functions provided by a) the frame synchronization monitoring message generator 118 and b) the frame drift message receiving bitstream access unit 112 basically embody two different aspects of the invention.
  • the node 100 in Fig. 7 is typically arranged to switch data according to currently established channels. However, with the exemption of the schema- tically illustrated switching circuit 114, dedicated means for performing and controlling the actual switching of data in space and time are not shown in Fig. 7.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

Procédés et appareils permettant la synchronisation dans un réseau de télécommunication dans lequel des données sont transmises sur des trains binaires divisés en trames, chaque trame d'un train binaire étant définie par un signal de synchronisation de trames récurrentes qui est transmis sur ledit train binaire. Selon la présente invention, des informations relatives à l'instant où a lieu la détection d'un signal de synchronisation de trames récurrentes sont produites et transmises à au moins un noeud assurant la synchronisation de trames dudit réseau, lesdites informations étant de préférence utilisées au niveau dudit noeud pour commander la transmission de ce signal de synchronisation de trames récurrentes sur la base desdites informations.
PCT/SE1999/000811 1998-05-14 1999-05-12 Procedes et appareils permettant la synchronisation dans un reseau de telecommunication WO1999059298A2 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU45395/99A AU4539599A (en) 1998-05-14 1999-05-12 Methods and apparatuses for providing synchronization in a communication network
JP2000549003A JP2002515690A (ja) 1998-05-14 1999-05-12 通信ネットワークにおける同期化付与方法および装置
EP99928297A EP1082842A2 (fr) 1998-05-14 1999-05-12 Procedes et appareils permettant la synchronisation dans un reseau de telecommunication

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9801707A SE512168C2 (sv) 1998-05-14 1998-05-14 Förfaranden och anordningar för synkronisering i ett kretskopplat, tidsmultiplexerat nät
SE9801707-2 1998-05-14

Publications (2)

Publication Number Publication Date
WO1999059298A2 true WO1999059298A2 (fr) 1999-11-18
WO1999059298A3 WO1999059298A3 (fr) 2000-02-17

Family

ID=20411321

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/SE1999/000811 WO1999059298A2 (fr) 1998-05-14 1999-05-12 Procedes et appareils permettant la synchronisation dans un reseau de telecommunication

Country Status (5)

Country Link
EP (1) EP1082842A2 (fr)
JP (1) JP2002515690A (fr)
AU (1) AU4539599A (fr)
SE (1) SE512168C2 (fr)
WO (1) WO1999059298A2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1246412A2 (fr) * 2001-02-19 2002-10-02 Philips Corporate Intellectual Property GmbH Réseau avec adaptation de la structure de trame des sous-réseaux

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5241543A (en) * 1989-01-25 1993-08-31 Hitachi, Ltd. Independent clocking local area network and nodes used for the same
WO1994014255A1 (fr) * 1992-12-17 1994-06-23 Telia Ab Configuration d'un reseau de communication

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5241543A (en) * 1989-01-25 1993-08-31 Hitachi, Ltd. Independent clocking local area network and nodes used for the same
WO1994014255A1 (fr) * 1992-12-17 1994-06-23 Telia Ab Configuration d'un reseau de communication

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"A Multi-Channel Network Architecture Based on Fast Circuit Switching", PhD Thesis, Royal Institute of Technology, Stockholm, Sweden, 20 May 1996, P. Lindgren, TRITA-IT R 96:08, ISSN 1103-534X, ISRN KTH/IT/R-- 96/08--SE, pages 104-109, XP002921715 *
JOURNAL OF HIGH SPEED NETWORKS CHRISTER BOHM ET AL: 'The DTM Gigabit Network' vol. 3, no. 2, 1994, pages 109 - 126, XP002921716 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1246412A2 (fr) * 2001-02-19 2002-10-02 Philips Corporate Intellectual Property GmbH Réseau avec adaptation de la structure de trame des sous-réseaux
EP1246412B1 (fr) * 2001-02-19 2006-09-06 Philips Intellectual Property & Standards GmbH Réseau avec adaptation de la structure de trame des sous-réseaux

Also Published As

Publication number Publication date
EP1082842A2 (fr) 2001-03-14
JP2002515690A (ja) 2002-05-28
WO1999059298A3 (fr) 2000-02-17
SE9801707L (sv) 1999-11-15
AU4539599A (en) 1999-11-29
SE512168C2 (sv) 2000-02-07
SE9801707D0 (sv) 1998-05-14

Similar Documents

Publication Publication Date Title
US6868093B1 (en) Methods and apparatuses for providing synchronization in a communication network
US5886996A (en) Synchronous digital communication system with a hierarchical synchronization network
CN100373848C (zh) 支持附加业务的传输网恢复方法
JP4358397B2 (ja) 同期ディジタル通信ネットワークにおけるネットワークエレメントの同期化
US6839858B1 (en) System for clock synchronization
EP0974212B1 (fr) Dispositif de synchronisation en boucle fermee pour systeme de transmission de donnees
US20030059160A1 (en) Optical clock signal distribution system in WDM network
KR20060059254A (ko) 네트워크 노드
US20020064184A1 (en) SDH transmission apparatus and frame timing re-clocking method for SDH transmission apparatus
EP1211834A2 (fr) Système d'Inteface amélioré pour de réseaux de télécommunication de la hierarchie synchrone
US6560245B1 (en) Telecommunications system
EP1082842A2 (fr) Procedes et appareils permettant la synchronisation dans un reseau de telecommunication
JPH09261210A (ja) 同期伝送システムの同期クロック分配方式
JP4368716B2 (ja) 通信回路および通信方法
JP4838677B2 (ja) 伝送装置
JP4450500B2 (ja) 同期デジタル通信システム
JP2001230727A (ja) 同期式デジタル通信システム
JP4181867B2 (ja) 同期網確立方法及びその装置
JP2005159701A (ja) ディジタル伝送方式
JPH07107105A (ja) 二重化ループｌａｎの従属同期制御方法
KR100608894B1 (ko) Ｔｄｍ/ｉｐ 데이터 통합 전달 시스템 및 그의 망 동기 제어 방법
EP0910189A2 (fr) Synchronisation de réseau avec HNS/SONET
JP3492558B2 (ja) リング型ネットワークシステム
KR100298316B1 (ko) 전송시스템을구성하는응용주문형집적회로의클럭생성장치
FI98582C (fi) Varmennetun väylän toteutus tietoliikenneverkossa

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 1999928297

Country of ref document: EP

NENP Non-entry into the national phase in:

Ref country code: KR

WWE Wipo information: entry into national phase

Ref document number: 09700478

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1999928297

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1999928297

Country of ref document: EP