WO1997029427A1 - Procede et processeur numerique d'acces memoire - Google Patents

Procede et processeur numerique d'acces memoire Download PDF

Info

Publication number
WO1997029427A1
WO1997029427A1 PCT/JP1997/000295 JP9700295W WO9729427A1 WO 1997029427 A1 WO1997029427 A1 WO 1997029427A1 JP 9700295 W JP9700295 W JP 9700295W WO 9729427 A1 WO9729427 A1 WO 9729427A1
Authority
WO
WIPO (PCT)
Prior art keywords
access
selector
memory
memory access
data processor
Prior art date
Application number
PCT/JP1997/000295
Other languages
English (en)
French (fr)
Inventor
Masaaki Oka
Toshiyuki Hiroi
Original Assignee
Sony Computer Entertainment Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc. filed Critical Sony Computer Entertainment Inc.
Priority to DE69720873T priority Critical patent/DE69720873T2/de
Priority to MX9707534A priority patent/MX9707534A/es
Priority to US08/930,384 priority patent/US6172670B1/en
Priority to EP97902598A priority patent/EP0820014B1/en
Priority to CA002216698A priority patent/CA2216698C/en
Publication of WO1997029427A1 publication Critical patent/WO1997029427A1/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/12—Frame memory handling
    • G09G2360/121—Frame memory handling using a cache memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Image Generation (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Image Input (AREA)
PCT/JP1997/000295 1996-02-06 1997-02-06 Procede et processeur numerique d'acces memoire WO1997029427A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
DE69720873T DE69720873T2 (de) 1996-02-06 1997-02-06 Speicherzugriffsverfahren und datenprozessor
MX9707534A MX9707534A (es) 1996-02-06 1997-02-06 Metodo y acceso a una memoria y aparato procesador de datos.
US08/930,384 US6172670B1 (en) 1996-02-06 1997-02-06 Method and apparatus for simultaneous shape-dependent access to picture data stored at a plurality of addresses
EP97902598A EP0820014B1 (en) 1996-02-06 1997-02-06 Memory access method and data processor
CA002216698A CA2216698C (en) 1996-02-06 1997-02-06 Method and apparatus for simultaneous shape-dependent access to picture data stored at a plurality of addresses

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8/20330 1996-02-06
JP8020330A JPH09212412A (ja) 1996-02-06 1996-02-06 メモリアクセス方法及びデータ処理装置

Publications (1)

Publication Number Publication Date
WO1997029427A1 true WO1997029427A1 (fr) 1997-08-14

Family

ID=12024135

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1997/000295 WO1997029427A1 (fr) 1996-02-06 1997-02-06 Procede et processeur numerique d'acces memoire

Country Status (9)

Country Link
US (1) US6172670B1 (ja)
EP (1) EP0820014B1 (ja)
JP (1) JPH09212412A (ja)
KR (1) KR100471905B1 (ja)
CN (1) CN1094612C (ja)
CA (1) CA2216698C (ja)
DE (1) DE69720873T2 (ja)
MX (1) MX9707534A (ja)
WO (1) WO1997029427A1 (ja)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3347335B2 (ja) * 1997-11-10 2002-11-20 株式会社エヌ・ティ・ティ・ドコモ インタリービング方法、インタリービング装置、及びインタリーブパターン作成プログラムを記録した記録媒体
JP2003323339A (ja) * 2002-03-01 2003-11-14 Sony Computer Entertainment Inc メモリアクセス装置、半導体デバイス、メモリアクセス制御方法、コンピュータプログラム及び記録媒体
US7420568B1 (en) 2003-12-17 2008-09-02 Nvidia Corporation System and method for packing data in different formats in a tiled graphics memory
US7286134B1 (en) * 2003-12-17 2007-10-23 Nvidia Corporation System and method for packing data in a tiled graphics memory
US8269769B1 (en) * 2003-12-22 2012-09-18 Nvidia Corporation Occlusion prediction compression system and method
US8390619B1 (en) 2003-12-22 2013-03-05 Nvidia Corporation Occlusion prediction graphics processing system and method
US8878849B2 (en) * 2007-12-14 2014-11-04 Nvidia Corporation Horizon split ambient occlusion
US8330766B1 (en) 2008-12-19 2012-12-11 Nvidia Corporation Zero-bandwidth clears
US8319783B1 (en) 2008-12-19 2012-11-27 Nvidia Corporation Index-based zero-bandwidth clears
US8326074B2 (en) * 2009-06-19 2012-12-04 Ricoh Co., Ltd. Method and apparatus for FIR filtering using space-varying rotation
US8116587B2 (en) * 2010-02-16 2012-02-14 Ricoh Co., Ltd. Method and apparatus for high-speed and low-complexity piecewise geometric transformation of signals
KR101931566B1 (ko) * 2012-06-07 2018-12-21 삼성전자주식회사 인터페이스 회로, 이를 포함하는 인터페이스 시스템 및 인터페이싱 방법
US10008029B2 (en) 2013-05-31 2018-06-26 Nvidia Corporation Updating depth related graphics data
US9418400B2 (en) 2013-06-18 2016-08-16 Nvidia Corporation Method and system for rendering simulated depth-of-field visual effect

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60221848A (ja) * 1984-04-18 1985-11-06 Matsushita Electric Ind Co Ltd デ−タ記憶装置
JPS61201350A (ja) * 1985-03-04 1986-09-06 Fuji Xerox Co Ltd 画像編集用イメ−ジメモリ

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4283724A (en) * 1979-02-28 1981-08-11 Computer Operations Variable size dot matrix character generator in which a height signal and an aspect ratio signal actuate the same
US4484187A (en) * 1982-06-25 1984-11-20 At&T Bell Laboratories Video overlay system having interactive color addressing
US4864629A (en) * 1985-12-31 1989-09-05 Schlumberger Technologies, Inc. Image correlation system
US4882683B1 (en) 1987-03-16 1995-11-07 Fairchild Semiconductor Cellular addrssing permutation bit map raster graphics architecture
GB2207840B (en) * 1987-08-07 1991-09-25 Philips Electronic Associated Method of and apparatus for modifying data stored in a random access memory
US4935880A (en) 1987-12-24 1990-06-19 Digital Equipment Corporation Method of tiling a figure in graphics rendering system
US5387945A (en) * 1988-07-13 1995-02-07 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video streams upon a background video data stream
GB2229059B (en) * 1989-03-07 1993-08-04 Sony Corp Obtaining access to a two-dimensional portion of a digital picture signal
US5208875A (en) * 1989-03-07 1993-05-04 Sony Corporation Digital picture signal processing apparatus
US5251296A (en) * 1990-03-16 1993-10-05 Hewlett-Packard Company Methods and apparatus for generating arbitrarily addressed, arbitrarily shaped tiles in computer graphics systems
JPH04200070A (ja) 1990-11-29 1992-07-21 Sharp Corp 画像形成方法
US5533148A (en) * 1993-09-30 1996-07-02 International Business Machines Corporation Method for restructuring physical design images into hierarchical data models
US5488385A (en) * 1994-03-03 1996-01-30 Trident Microsystems, Inc. Multiple concurrent display system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60221848A (ja) * 1984-04-18 1985-11-06 Matsushita Electric Ind Co Ltd デ−タ記憶装置
JPS61201350A (ja) * 1985-03-04 1986-09-06 Fuji Xerox Co Ltd 画像編集用イメ−ジメモリ

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP0820014A4 *

Also Published As

Publication number Publication date
CA2216698A1 (en) 1997-08-14
KR100471905B1 (ko) 2005-07-05
CN1094612C (zh) 2002-11-20
MX9707534A (es) 1997-11-29
US6172670B1 (en) 2001-01-09
KR19980703613A (ko) 1998-12-05
EP0820014A4 (en) 1998-09-16
EP0820014B1 (en) 2003-04-16
DE69720873D1 (de) 2003-05-22
JPH09212412A (ja) 1997-08-15
CN1180431A (zh) 1998-04-29
EP0820014A1 (en) 1998-01-21
CA2216698C (en) 2005-08-30
DE69720873T2 (de) 2004-02-26

Similar Documents

Publication Publication Date Title
WO1997029427A1 (fr) Procede et processeur numerique d'acces memoire
EP0289899A3 (en) Memory control system
US5717901A (en) Variable depth and width memory device
EP0132129A3 (en) Address translation buffer
EP0513611A3 (ja)
JPS63146298A (ja) 可変語長シフトレジスタ
EP0330226A3 (en) Apparatus of and method for executing subprogram in bank switching data processing system
EP0237337A3 (en) Random access memory circuits
EP0270028A3 (en) Dual port memory device with improved serial access scheme
EP0376245A3 (en) Semiconductors memory device provided with an improved redundant decoder
EP0290042A3 (en) Memory circuit with improved serial addressing scheme
EP1288967A3 (en) Semiconductor memory
KR870001602A (ko) 가변 페이지 rom
EP0359235A3 (en) Computer system capable of effectively utilizing address space
CA2003821A1 (en) Process controller single memory chip shadowing technique
JPS559213A (en) Communication control unit
TW358908B (en) Data processing device
US6862667B2 (en) Synchronous DRAM utilizable as shared memory
US5805521A (en) DRAM memory system
JPS6459296A (en) Data converter
TW357366B (en) Apparatus and method for a variable step address generator
US6034921A (en) Method, apparatus, pager, and cellular telephone for accessing information from a memory unit utilizing a sequential select unit
JPS6478324A (en) Storage device
JP2507103B2 (ja) メモリシステム
JPS57105899A (en) Storage device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 97190107.4

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): CA CN KR MX SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB

ENP Entry into the national phase

Ref document number: 2216698

Country of ref document: CA

Ref document number: 2216698

Country of ref document: CA

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1997902598

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1019970707012

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 08930384

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1997902598

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019970707012

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1997902598

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1019970707012

Country of ref document: KR